

# **Cyclone V Device Handbook**

# **Volume 1: Device Overview and Datasheet**



101 Innovation Drive San Jose, CA 95134 www.altera.com

CV-5V1-1.1

Document last updated for Altera Complete Design Suite version: 11.1 Document publication date: November 2011

© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Cyclone V Device Handbook Volume 1: Device Overview and Datasheet

## **Contents**



Chapter Revision Dates	
Chapter 1. Overview for Cyclone V Device Family	
Cyclone V Features Summary	1–2
Cyclone V Family Plan	
Low-Power Serial Transceivers	
PMA Support	
PCS Support	
PCIe Gen1 and Gen2 Hard IP	
FPGA GPIOs	
External Memory	
Adaptive Logic Module	
Variable-Precision DSP Block	
Embedded Memory	
Dynamic and Partial Reconfiguration	
Clock Networks and PLL Clock Sources	
Enhanced Configuration and Configuration via Protocol	
Power Management	
SoC FPGA with HPS	
Features of the HPS	
System Peripherals	
HPS–FPGA AXI Bridges	
HPS SDRAM Controller Subsystem	
FPGA Configuration and Processor Booting	
Hardware and Software Development	
Ordering Information	
Document Revision History	

### Chapter 2. Device Datasheet for Cyclone V Devices

Electrical Characteristics	
Operating Conditions	
Absolute Maximum Ratings	
Recommended Operating Conditions	
DC Characteristics	
Internal Weak Pull-Up Resistor	
I/O Standard Specifications	
Power Consumption	
Switching Characteristics	
Transceiver Performance Specifications	
Core Performance Specifications	
Clock Tree Specifications	
PLL Specifications	
DSP Block Specifications	
Memory Block Specifications	
Periphery Performance	
High-Speed I/O Specification	
DQS Logic Block and Memory Output Clock Jitter Specifications	
OCT Calibration Block Specifications	

Duty Cycle Distortion (DCD) Specifications	
Configuration Specification	
POR Specifications	
JTAG Configuration Timing	
FPP Configuration Timing	
DCLK-to-DATA[] Ratio (r) for FPP Configuration	
FPP Configuration Timing when DCLK to DATA[] = 1	
FPP Configuration Timing when DCLK to DATA[] > 1	
AS Configuration Timing	
PS Configuration Timing	
Remote System Upgrades Circuitry Timing Specification	
User Watchdog Internal Oscillator Frequency Specification	
I/O Timing	
Programmable IOE Delay	
Programmable Output Buffer Delay	
Glossary	
Document Revision History	

### **Additional Information**

How to Contact Altera	Info–1
Typographic Conventions	Info-1

## **Chapter Revision Dates**



The chapters in this document, Cyclone V Device Handbook, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

- Chapter 1. Overview for Cyclone V Device Family Revised: November 2011 Part Number: CV-51001-1.1
- Chapter 2. Device Datasheet for Cyclone V Devices Revised: November 2011 Part Number: CV-51002-1.1

## **1. Overview for Cyclone V Device Family**



Cyclone<sup>®</sup> V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

The Cyclone V devices are ideal for small form factor applications that are cost- and power-sensitive in the wireless, wireline, military, broadcast, industrial, consumer, and communications industries.

The Cyclone V device family is available in six variants:

- Cyclone V E—optimized for the lowest system cost and power requirement for a wide spectrum of general logic and digital signal processing (DSP) applications.
- Cyclone V GX—optimized for the lowest cost and power requirement for 614-megabits per second (Mbps) to 3.125-gigabits per second (Gbps) transceiver applications.
- Cyclone V GT—the FPGA industry's lowest cost and lowest power requirement for 5-Gbps transceiver applications.
- Cyclone V SE—system-on-a-chip (SoC) FPGA with integrated Cyclone V FPGA and ARM<sup>®</sup>-based hard processor system (HPS).
- Cyclone V SX—SoC FPGA with integrated Cyclone V FPGA, ARM-based HPS, and 3.125-Gbps transceivers.
- Cyclone V ST—SoC FPGA with integrated Cyclone V FPGA, ARM-based HPS, and 5-Gbps transceivers.

The Cyclone V SoC FPGA variants feature an FPGA integrated with an HPS that consists of a dual-core ARM Cortex<sup>™</sup>-A9 MPCore<sup>™</sup> processor, a rich set of peripherals, and a shared multiport SDRAM controller.

The Cyclone V device family provides the following key advantages:

- Up to 40% lower power consumption than the previous generation device—built on TSMC's 28-nm low power (28LP) process and includes an abundance of hard intellectual properties (IP).
- Improved logic integration and differentiation capabilities—features a new 8-input adaptive logic module (ALM), up to 11.6 megabits (Mb) of dedicated memory, and variable-precision DSP blocks.
- Increased bandwidth capacity—a combined result of the new 3-Gbps and 5-Gbps transceivers, and the hard memory controllers.
- Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V SoC FPGA—supports over 100 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA.

<sup>© 2011</sup> Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





### **Cyclone V Features Summary**

Some of the key features of the Cyclone V devices include:

- Built-in hard IP blocks
- Support for all mainstream single-ended and differential I/O standards including 3.3 V at up to 16 mA drive strengths
- HPS for the Cyclone V SE, SX, and ST variants
- Comprehensive design protection features to protect your valuable IP investments
- Lowest system cost advantage—requires only two core voltages to operate, are available in low-cost wirebond packaging, and includes innovative cost saving features such as Configuration via Protocol (CvP) and partial reconfiguration

Table 1–1 lists a summary of the Cyclone V features.

Table 1–1. Summary of Features for Cyclone V Devices (Part 1 of 2)

Feature	Details				
Tashnalagy	TSMC's 28-nm lo	w power (28LP) process technology			
Technology	1.1-V core voltage				
Low-power	■ 614 Mbps to 5.0 (	Gbps integrated transceiver speed			
high-speed serial	<ul> <li>Transmitter pre-er</li> </ul>	mphasis and receiver equalization			
interface	<ul> <li>Dynamic partial re</li> </ul>	econfiguration of individual channels			
_	875 Mbps LVDS r	eceiver and 840 Mbps LVDS transmitter			
FPGA Conoral purpose	400 MHz/800 Mb	bps external memory interface			
General-purpose I/Os (GPIOs)	<ul> <li>On-chip terminati</li> </ul>	On-chip termination (OCT)			
	<ul> <li>3.3-V support wit</li> </ul>	h up to 16 mA drive strength			
	Embedded transceiver I/O	PCI Express <sup>®</sup> (PCIe <sup>®</sup> ) Gen2 (x1 or x2) and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port			
		<ul> <li>Native support for three signal processing precision levels (three 9 x 9s, two 18 x 19s, or one 27 x 27 multiplier) in the same variable-precision DSP block</li> </ul>			
Hard IP blocks	Variable-precision DSP	<ul> <li>64-bit accumulator and cascade</li> </ul>			
	DSP	<ul> <li>Embedded internal coefficient memory</li> </ul>			
		<ul> <li>Preadder/subtractor for improved efficiency</li> </ul>			
	Memory controller	DDR3, DDR2, LPDDR, and LPDDR2			

#### Table 1–1. Summary of Features for Cyclone V Devices (Part 2 of 2)

Feature	Details
	<ul> <li>Dual-core ARM Cortex-A9 MPCore processor—up to 800 MHz maximum frequency with support for symmetric and asymmetric multiprocessing</li> </ul>
HPS	<ul> <li>Interface peripherals—10/100/1000 Ethernet media access control (MAC), USB 2.0 On-The-GO (OTG) controller, serial peripheral interface (SPI), Quad SPI flash controller, NAND flash controller, SD/MMC/SDIO controller, UART, controller area network (CAN), I2C interface, and up to 71 HPS I/O interfaces</li> </ul>
(Cyclone V SE, SX, and ST devices	<ul> <li>System peripherals—general-purpose and watchdog timers, direct memory access (DMA) controller, FPGA configuration manager, and clock and reset managers</li> </ul>
only)	<ul> <li>On-chip RAM and boot ROM</li> </ul>
	<ul> <li>HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to master transactions to slaves in the HPS, and vice versa.</li> </ul>
	<ul> <li>FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller</li> </ul>
	■ ARM CoreSight <sup>™</sup> JTAG debug access port, trace port, and on-chip trace storage
High-performance FPGA fabric	Enhanced 8-input ALM with four registers
Internal memory	<ul> <li>M10K—10-kilobits (Kb) memory blocks with soft error correction code (ECC)</li> </ul>
blocks	<ul> <li>Memory logic array block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% of the ALMs as MLAB memory</li> </ul>
Phase-locked	<ul> <li>Precision clock synthesis, clock delay compensation, and zero delay buffering (ZDB)</li> </ul>
loops (PLLs)	<ul> <li>Integer mode and fractional mode</li> </ul>
	<ul> <li>550 MHz global clock network</li> </ul>
Clock networks	<ul> <li>Global, quadrant, and peripheral clock networks</li> </ul>
	<ul> <li>Clock networks that are not used can be powered down to reduce dynamic power</li> </ul>
	<ul> <li>Partial and dynamic reconfiguration of the FPGA</li> </ul>
	CvP
Configuration	<ul> <li>Active serial (AS) x1 and x4, fast passive parallel (FPP) x8 and x16, passive serial (PS), and JTAG options</li> </ul>
	<ul> <li>Enhanced advanced encryption standard (AES) design security features</li> </ul>
	<ul> <li>Tamper protection</li> </ul>
	<ul> <li>Wirebond low-halogen packages</li> </ul>
Packaging	<ul> <li>Multiple device densities with compatible package footprints for seamless migration between different device densities</li> </ul>
	<ul> <li>RoHS-compliant options</li> </ul>

## **Cyclone V Family Plan**

Table 1–2 and Table 1–3 list the Cyclone V E, GX, and GT maximum resource counts.

Table 1–2.	<b>Maximum Resource</b>	Counts for Cyclone	V E Devices–	-Preliminary
------------	-------------------------	--------------------	--------------	--------------

Basanna			Cyclone V E Devic	e			
Resource	5CEA2	5CEA4	5CEA5	5CEA7	5CEA9		
ALM	9,434	18,113	28,868	56,415	113,585		
Logic Element (LE)	25,000	48,000	76,500	149,500	301,000		
Block Memory (Kb)	1,700	2,700	3,800	6,500	11,600		
MLAB Memory (Kb)	196	270	440	836	1,717		
Variable-precision DSP Block	25	72	124	156	342		
18 x 19 Multiplier	50	144	248	312	684		
Fractional PLL	4	4	6	6	6		
GPIO	304	304	360	488	488		
LVDS	100	100	100	122	122		
Hard Memory Controller	1	1	2	2	2		

Deseuree		Cycle	one V GX D	evice		Cyclone V GT Device			
Resource	5CGXC3	5CGXC4	5CGXC5	5CGXC7	5CGXC9	5CGTD5	5CGTD9		
ALM	11,698	18,868	28,868	56,415	113,585	28,868	56,415	113,585	
LE	31,000	50,000	76,500	149,500	301,000	76,500	149,500	301,000	
Block Memory (Kb)	1,400	2,500	3,800	6,500	11,600	3,800	6,500	11,600	
MLAB Memory (Kb)	188	295	440	836	1,717	440	836	1,717	
Variable-precision DSP Block	42	70	124	156	342	124	156	342	
18 x 19 Multiplier	84	140	248	312	684	248	312	684	
Fractional PLL <sup>(1)</sup>	4	6	6	7	8	6	7	8	
3-Gbps Transceiver	3	6	6	9	12	_	—	—	
5-Gbps Transceiver	—	—	—	—	—	6	9	12	
GPIO	224	368	368	480	560	368	480	560	
LVDS	48	90	100	122	122	100	122	122	
PCIe Hard IP Block	1	2	2	2	2	2	2	2	
Hard Memory Controller	1	2	2	2	2	2	2	2	

Note to Table 1-3:

(1) The maximum fractional PLLs listed include general purpose PLLs and transceiver PLLs.

Table 1–4 and Table 1–5 list the Cyclone V SE, SX, and ST maximum resource counts.

Resource		Cyclone V	SE Devices	
nesource	5CSEA2	5CSEA4	5CSEA5	5CSEA6
ALM	9,434	15,094	32,075	41,509
LE	25,000	40,000	85,000	110,000
Block Memory (Kb)	1,400	2,240	3,972	5,140
MLAB Memory (Kb)	138	220	480	621
Variable-precision DSP Block	36	58	87	112
18 x 19 Multiplier	72	116	174	224
FPGA Fractional PLL	4	5	6	6
HPS PLL	3	3	3	3
FPGA GPIO	124	124	288	288
HPS I/O	188	188	188	188
LVDS	31	31	72	72
FPGA Memory Controller	—	1	1	1
HPS Memory Controller	1	1	1	1
ARM Cortex-A9 MPCore Processor	Single- or dual-core	Single- or dual-core	Single- or dual-core	Single- or dual-core

Table 1–4. Maximum Resource Counts for Cyclone V SE Devices—*Preliminary* 

Table 1–5. Maximum Resource Counts for Cyclone V SX and ST Devices— <i>Preliminary</i>							
<b>D</b>	C	yclone V SX Devi	Cyclone V	Cyclone V ST Device			
Resource	5CSXC4	5CSXC5	5CSXC6	5CSTD5	5CSTD6		
ALM	15,094	32,075	41,509	32,075	41,509		
LE	40,000	85,000	110,000	85,000	110,000		
Block Memory (Kb)	2,240	3,972	5,140	3,972	5,140		
MLAB Memory (Kb)	220	480	621	480	621		
Variable-precision DSP Block	58	87	112	87	112		
18 x 19 Multiplier	116	174	224	174	224		
FPGA Fractional PLL (1)	5	6	6	6	6		
HPS PLL	3	3	3	3	3		
3-Gbps Transceiver	6	9	9	—	—		
5-Gbps Transceiver	—	_	_	9	9		

288

188

72

2

1

1

Dual-core

Table

#### Note to Table 1-5:

PCIe Hard IP Block

**FPGA Memory Controller** 

**HPS Memory Controller** 

ARM Cortex-A9 MPCore Processor

(1) The maximum FPGA fractional PLLs listed include FPGA general purpose PLLs and transceiver PLLs.

124

188

31

2

1

1

Dual-core

FPGA GPIO

HPS I/O

LVDS

Table 1–6 lists the Cyclone V E, GX, and GT package plan that shows the GPIO count, the maximum number of transceivers available, and the vertical migration capability for each device package and density.

	F25( (17 m		U32 (15 m		U48 (19 m		F48 (23 m		F672 (27 m		F89 (31 m		F115 (35 m	
Device	GP10	XCVR	GP10	XCVR	GP10	XCVR	GP10	XCVR	GP10	XCVR	GP10	XCVR	GP10	XCVR
5CEA2	144	—	TBD	—	304	—	304	—	—	—	—	—	—	—
5CEA4	144	—	TBD		304		304	—	—	_	_	_	_	—
5CEA5	_		—	_	238		240	—	360		—		_	—
5CEA7	_		—		230		240	—	336		488		_	—
5CEA9	_		—		—		230	—	336	-	488	-	_	—
5CGXC3 <sup>(2)</sup>	97	3	112	3	224	3	224	3	—		—		_	—
5CGXC4 <sup>(2)</sup>	_	_		_	240	6	240	6	368 🗼	6	_	_	_	_
5CGXC5 (2)	_		—		240	6	240	6	368	6	_	-	_	—
5CGTD5 <sup>(3)</sup>	_		—	_	240	6	240	6	<b>¥</b> 368	6	—		_	—
5CGXC7 <sup>(2)</sup>	_		—	_	<b>4</b> 240	6	240	6	336	9	480	9	_	—
5CGTD7 <sup>(3)</sup>	—	—	_		240	6	240	6	336	9	480	9	_	
5CGXC9 <sup>(2)</sup>	_	_	_		_		230	6	336	9	448	12	560	12
5CGTD9 <sup>(3)</sup>	—	—	—	—	_	—	230	6	336	9	448	12	560	12

Table 1–6. Package Plan for Cyclone V E, GX, and GT Devices— <i>Prelimina</i>
---

Notes to Table 1-6:

(1) The arrows indicate the package vertical migration capability. You can also migrate your design across device densities in the same packaging option if the devices have the same dedicated pins, configuration pins, and power pins.

(2) The transceiver counts listed are for 3-Gbps transceivers.

(3) The transceiver counts listed are for 5-Gbps transceivers.

Table 1–7 lists the Cyclone V SE, SX, and ST package plan that shows the FPGA GPIO and HPS I/O counts, the maximum number of transceivers available, and the vertical migration capability for each device package and density.

Device		U484 (19 mm	)	U672 (23 mm)			F896 (31 mm)		
	GPIO	XCVR	HPS I/O	GPIO	XCVR	HPS I/O	GPIO	XCVR	HPS I/O
5CSEA2	66	—	161	124		188	—	—	
5CSEA4	66	—	161	124	—	188	—	—	_
5CSEA5	66	—	161	124	—	188	288	_	188
5CSEA6	<b>¥</b> 66	—	161	124	—	188	288	—	188
5CSXC4 <sup>(2)</sup>	—	—	_	124	6	188	_	—	_
5CSXC5 (2)	—	—	_	124	6	188	288	9	188
5CSXC6 <sup>(2)</sup>	—	—	—	124	6	188	288	9	188
5CSTD5 <sup>(3)</sup>	—	—	—	_	—	—	288	9	188
5CSTD6 <sup>(3)</sup>	—	—	_	—	—	—	288	9	188

Table 1–7. Package Plan for Cyclone V SE, SX, and ST Devices—Preliminary<sup>(1)</sup>

Notes to Table 1-7:


(1) The arrows indicate the package vertical migration capability. You can also migrate your design across device densities in the same packaging option if the devices have the same dedicated pins, configuration pins, and power pins.

(2) The transceiver counts listed are for 3-Gbps transceivers.

(3) The transceiver counts listed are for 5-Gbps transceivers.

### **Low-Power Serial Transceivers**

Cyclone V devices deliver the industry's lowest power 5-Gbps transceivers at an estimated 88 mW maximum power consumption per channel. Cyclone V transceivers are designed to be compliant for a wide range of protocols and data rates. The transceivers are positioned on the left outer edge of the device, as shown in Figure 1–1. The transceiver channels consist of the physical medium attachment (PMA), physical coding sublayer (PCS), and clock networks.



#### Figure 1–1. Device Chip Overview for Cyclone V Devices (1)

#### Note to Figure 1–1:

(1) This figure represents a Cyclone V device with transceivers. Other Cyclone V devices may have a different floor plan than the one shown here.

### **PMA Support**

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 1–8 lists the PMA features of the transceiver.

 Table 1–8. PMA Features of the Transceivers in Cyclone V Devices

Features	Capability					
Backplane support	Up to 16" FR4 PCB fabric drive capability at up to 5 Gbps					
PLL-based clock recovery	Superior jitter tolerance					
Programmable deserialization and word alignment	Flexible deserialization width and configurable word alignment pattern					
Equalization and pre-emphasis	Up to 6 dB of pre-emphasis, up to 4 dB of equalization, and no decision feedback equalizer (DFE)					
Ring oscillator transmit PLLs	614 Mbps to 5 Gbps					
Input reference clock range	20 MHz to 400 MHz					
Transceiver dynamic reconfiguration	Allows the reconfiguration of a single channel without affecting the operation of other channels					

### **PCS Support**

The Cyclone V core logic connects to the PCS through an 8-, 10-, 16-, 20-, 32-, or 40-bit interface, depending on the transceiver data rate and protocol. Cyclone V devices contain PCS hard IP to support PCIe Gen1 and Gen2, XAUI, Gbps Ethernet (GbE), Serial RapidIO<sup>®</sup> (SRIO), and Common Public Radio Interface (CPRI). Most of the other standard and proprietary protocols from 614 Mbps to 5.0 Gbps are supported.

Table 1–9 lists the PCS features of the transceiver.

Table 1–9. PCS Features of the Transceivers in Cyclone V Devices (Part 1 of 2)

PCS Support	Data Rates (Gbps)	Transmitter Datapath	<b>Receiver Datapath</b>
3-Gbps and 5-Gbps Basic		<ul> <li>Phase compensation FIFO</li> </ul>	<ul> <li>Word aligner</li> </ul>
		<ul> <li>Byte serializer</li> </ul>	<ul> <li>Deskew FIFO</li> </ul>
		<ul> <li>8B/10B encoder</li> </ul>	<ul> <li>Rate-match FIFO</li> </ul>
	0.614 to 5.0	<ul> <li>Transmitter bit-slip</li> </ul>	<ul> <li>8B/10B decoder</li> </ul>
	0.014 10 3.0		<ul> <li>Byte deserializer</li> </ul>
			<ul> <li>Byte ordering</li> </ul>
			<ul> <li>Receiver phase compensation FIFO</li> </ul>
PCIe Gen1: x1, x2, x4	2.5 and 5.0	Dedicated PCIe PHY IP core	Dedicated PCIe PHY IP core
PCIe Gen2: x1, x2 (1)	2.5 and 5.0	PIPE 2.0 interface to the core logic	<ul> <li>PIPE 2.0 interface to the core logic</li> </ul>
ChE	1.05	<ul> <li>Custom PHY IP core with preset feature</li> </ul>	<ul> <li>Custom PHY IP core with preset feature</li> </ul>
GbE	1.25	<ul> <li>GbE transmitter synchronization state machine</li> </ul>	<ul> <li>GbE receiver synchronization state machine</li> </ul>

PCS Support	Data Rates (Gbps)	Transmitter Datapath	<b>Receiver Datapath</b>
VALU	0.405	<ul> <li>Dedicated XAUI PHY IP core</li> <li>XAUI synchronization state</li> </ul>	<ul> <li>Dedicated XAUI PHY IP core</li> <li>XAUI synchronization state</li> </ul>
XAUI	3.125	machine for bonding four channels	machine for realigning four channels
SRIO 1.3 and 2.1	1.05 to 2.105	<ul> <li>Custom PHY IP core with preset feature</li> </ul>	<ul> <li>Custom PHY IP core with preset feature</li> </ul>
SRIU 1.3 and 2.1	1.25 to 3.125	<ul> <li>SRIO version 2.1-compliant x2 and x4 channel bonding</li> </ul>	<ul> <li>SRIO version 2.1-compliant x2 and x4 deskew state machine</li> </ul>
SDI, SD/HD, and 3G-SDI	0.27 <sup>(2)</sup> , 1.485, and 2.97	<ul> <li>Custom PHY IP core with preset feature</li> </ul>	<ul> <li>Custom PHY IP core with preset feature</li> </ul>
Carial ATA Card and		<ul> <li>Custom PHY IP core with preset feature</li> </ul>	<ul> <li>Custom PHY IP core with preset feature</li> </ul>
Serial ATA Gen1 and Gen2	1.5 and 3.0	<ul> <li>Electrical idle</li> </ul>	<ul> <li>Signal detect</li> </ul>
			<ul> <li>Wider spread of asynchronous SSC</li> </ul>
CPRI 4.1 <sup>(3)</sup>	0.6144 to 4.9152	<ul> <li>Dedicated deterministic latency PHY IP core</li> </ul>	<ul> <li>Dedicated deterministic latency PHY IP core</li> </ul>
	0.0144 10 4.9152	<ul> <li>Transmitter (TX) manual bit-slip mode</li> </ul>	<ul> <li>Receiver (RX) deterministic latency state machine</li> </ul>
OBSAI RP3	0.768 to 3.072	<ul> <li>Dedicated deterministic latency PHY IP core</li> </ul>	<ul> <li>Dedicated deterministic latency PHY IP core</li> </ul>
	0.70010 3.072	<ul> <li>TX manual bit-slip mode</li> </ul>	<ul> <li>RX deterministic latency state machine</li> </ul>
			Custom PHY IP core
V-by-One HS	Up to 3.75	Custom PHY IP core	<ul> <li>Wider spread of asynchronous SSC</li> </ul>
			<ul> <li>Custom PHY IP core</li> </ul>
DisplayPort 1.2 <sup>(4)</sup>	1.62 and 2.7	Custom PHY IP core	<ul> <li>Wider spread of asynchronous SSC</li> </ul>
		<ul> <li>Dedicated XAUI PHY IP core</li> </ul>	Dedicated XAUI PHY IP core
HiGig	3.75	<ul> <li>XAUI synchronization state machine for bonding four channels</li> </ul>	<ul> <li>XAUI synchronization state machine for realigning four channels</li> </ul>
JESD204A	0.3125 <sup>(2)</sup> to 3.125	Custom PHY IP core with preset feature	Custom PHY IP core with preset feature

Notes to Table 1-9:

(1) PCIe Gen2 is supported only for Cyclone V GT devices.

(2) The 0.27-Gbps and 0.3125-Gbps data rates are supported using oversampling user logic that you must implement in the FPGA fabric.

(3) High-voltage output mode (1000-BASE-CX) is not supported.

(4) Pending characterization.

### PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP—consisting of the MAC, data link, and transaction layers—that is designed for performance, ease-of-use, and increased functionality. The PCIe hard IP supports PCIe Gen2 end point and root port for x1 and x2 lanes configuration, and Gen1 end point and root port for up to x4 lane configuration.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in Figure 1–2. The integrated multifunction support reduces the FPGA logic requirements by up to 20 K LEs for PCIe designs that require multiple peripherals.




Figure 1–2. PCIe Multifunction for Cyclone V Devices

The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device. In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.

### **FPGA GPIOs**

Cyclone V devices offer highly configurable GPIOs. The following list describes the many features of the GPIOs:

- Programmable bus hold and weak pull-up.
- **LVDS** output buffer with programmable differential output voltage (V<sub>OD</sub>) and programmable pre-emphasis.
- Dynamic on-chip parallel termination (R<sub>T</sub> OCT) for all I/O banks with OCT calibration to limit the termination impedance variation to ±15%.
- On-chip dynamic termination that has the ability to swap between serial and parallel termination, depending on whether there is read or write on a common bus for signal integrity.
- Unused voltage reference (VREF) pins that can be configured as user I/Os.
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture.

## **External Memory**

Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, LPDDR2, and LPDDR SDRAM devices. Each controller supports 8- to 32-bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. Cyclone V devices also support soft memory controllers for DDR3, DDR2, LPDDR2, and LPDDR SDRAM for maximum flexibility.

Table 1–10 lists the performance of the external memory interface in Cyclone V devices.

	•		
Interface	Voltage (V)	Hard Controller (MHz)	Soft Controller (MHz)
DDR3 SDRAM	1.5	400	300
DDR3L SDRAM	1.35	400	300
DDR3U SDRAM	1.25	333	300
DDR2 SDRAM	1.8	400	300
DDRZ SDRAW	1.5	400	300
LPDDR2 SDRAM	1.2	333	300
LPDDR SDRAM	1.8	200	200

 Table 1–10. External Memory Interface Performance in Cyclone V Devices

### **Adaptive Logic Module**

Cyclone V devices use a 28-nm ALM as the basic building block of the logic fabric. The ALM, as shown in Figure 1–3, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.

You can configure up to 25% of the ALMs in Cyclone V devices as distributed memory using MLABs. For more information, refer to "Embedded Memory" on page 1–15.

Full Adder

Ŵ




Figure 1–3. ALM for Cyclone V Devices

8

Reg

Reg

Reg

Rec

### **Variable-Precision DSP Block**

Cyclone V devices feature a variable-precision DSP block that you can configure to support signal processing with precisions ranging from  $9 \times 9$ ,  $18 \times 19$ , and  $27 \times 27$  bits natively.

You can configure each DSP block during compilation as independent three  $9 \times 9$ , two  $18 \times 19$ , or one  $27 \times 27$  multipliers. With a dedicated 64-bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

The variable-precision DSP block also supports these features:

- A 64-bit accumulator that is the largest in the industry.
- A hard preadder that is available in both 18- and 27-bit modes.
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters.
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode.
- Fully independent multiplier operation.
- A second accumulator feedback register to accommodate complex multiply-accumulate functions.
- Efficient support for single- and double-precision floating point arithmetic.
- The inferability of all modes by the Quartus<sup>®</sup> II design software.

Table 1–11 lists the relevant DSP block configurations for a few usage examples.

#### Table 1–11. Variable-Precision DSP Block Configurations for Cyclone V Devices

Usage	Multiplier Size (Bit)	DSP Block Resource		
Low precision fixed point for video applications	Three 9 x 9	1 variable-precision DSP block		
Medium precision fixed point in FIR filters	Two 18 x 19	1 variable-precision DSP block		
FIR filters and general DSP usage	Two 18 x 19 with accumulate	1 variable-precision DSP block		
High precision fixed- or floating-point implementations	One 27 x 27 with accumulate	1 variable-precision DSP block		

Table 1–12 lists the variable-precision DSP resources by bit precision for each Cyclone V device.

Table 1–12. Number of Multipliers in Cyclone V Devices (Part 1 of 2)

Variant Device		Variable-	Independent Input and Output Variable- Multiplications Operator			18 x 19	18 x 18 Multiplier Adder
	Device	precision DSP Block	9 x 9 Multiplier	18 x 19 Multiplier	27 x 27 Multiplier	Multiplier Adder Mode	Summed with 36-bit Input
	5CEA2	25	75	50	25	25	25
	5CEA4	72	216	144	72	72	72
Cyclone V E	5CEA5	124	372	248	124	124	124
	5CEA7	156	468	312	156	156	156
	5CEA9	342	1,026	684	342	342	342

Variant	Device	Variable- precision DSP Block		ndent Input and iplications Ope	18 x 19	18 x 18 Multiplier	
			9 x 9 Multiplier	18 x 19 Multiplier	27 x 27 Multiplier	Multiplier Adder Mode	Adder Summed with 36-bit Input
	5CGXC3	42	126	84	42	42	42
	5CGXC4	70	210	140	70	70	70
Cyclone V GX	5CGXC5	124	372	248	124	124	124
	5CGXC7	156	468	312	156	156	156
	5CGXC9	342	1,026	684	342	342	342
	5CGTD5	124	372	248	124	124	124
Cyclone V GT	5CGTD7	156	468	312	156	156	156
	5CGTD9	342	1,026	684	342	342	342
	5CSEA2	36	108	73	36	36	36
	5CSEA4	58	174	116	58	58	58
Cyclone V SE	5CSEA5	87	261	173	87	87	87
	5CSEA6	112	336	224	112	112	112
	5CSXC4	36	108	73	36	36	36
Cyclone V SX	5CSXC5	58	174	116	58	58	58
F	5CSXC6	87	261	173	87	87	87
Qualana V CT	5CSTD5	87	261	173	87	87	87
Cyclone V ST	5CSTD6	112	336	224	112	112	112

### **Embedded Memory**

The Cyclone V embedded memory blocks are flexible and designed to provide an optimal amount of small- and large-sized memory arrays. Cyclone V devices contain two types of embedded memory blocks:

- 640-bit MLAB blocks—ideal for wide and shallow memory arrays. The MLAB operates at up to 300 MHz.
- 10-Kb M10K blocks—ideal for larger memory arrays while still providing a large number of independent ports. The M10K embedded memory operates at up to 380 MHz.

Table 1–13 lists the supported memory configurations for Cyclone V devices.

Memory Block	Depth (bits)	Programmable Widths
MLAB	32	x1, x2, x4, x8, x9, x10, x16, x18, or x20
	256	x40 or x32
	512	x20 or x16
M10K	1K	x10 or x8
WITUK	2К	x5 or x4
	4K	x2
	8K	x1

 Table 1–13. Embedded Memory Block Configurations for Cyclone V Devices

## **Dynamic and Partial Reconfiguration**

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA and PCS blocks with dynamic reconfiguration.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.

Apart from lowering cost and power consumption, partial reconfiguration increases the effective logic density of the device because placing device functions that do not operate simultaneously is not necessary. Instead, you can store these functions in external memory and load them whenever the functions are required. This capability reduces the size of the device because it allows multiple applications on a single device—saving the board space and reducing the power consumption.

Altera simplifies the time-intensive task of partial reconfiguration by building this capability on top of the proven incremental compile and design flow in the Quartus II design software. With the Altera<sup>®</sup> solution, you do not need to know all the intricate device architecture details to perform a partial reconfiguration.

Partial reconfiguration is supported through the FPP x16 configuration interface. You can seamlessly use partial reconfiguration in tandem with dynamic reconfiguration to enable simultaneous partial reconfiguration of both the device core and transceivers.

### **Clock Networks and PLL Clock Sources**

The Cyclone V clock network architecture is based on Altera's proven global, quadrant, and peripheral clock structure, which is supported by dedicated clock input pins and fractional PLLs. Cyclone V devices have 16 global clock networks capable of up to 550 MHz operation. The Quartus II software identifies all unused sections of the clock network and powers them down, which reduces power consumption.

Cyclone V devices have up to eight PLLs, each with nine output counters that you can use to reduce PLL usage in two ways:

- Reduce the number of oscillators that are required on your board by using fractional PLLs.
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source.

Cyclone V devices use a fractional PLL architecture in addition to the historical integer PLL. If you use the fractional PLL mode, you can use the PLLs for precision fractional-N frequency synthesis—removing the need for off-chip reference clock sources in your design. The transceiver fractional PLLs that are not used by the transceiver I/Os can be used as general purpose fractional PLLs by the FPGA fabric.

Apart from frequency synthesis, on-chip clock deskew, jitter attenuation, counter reconfiguration, programmable output clock duty cycles, PLL cascading, and reference clock switchover, the PLLs in the Cyclone V devices also support the following key features:

- Programmable bandwidth
- User-mode reconfiguration of PLLs
- Reference clock switchover
- Dynamic phase shift
- Direct, source synchronous, ZDB, external feedback, and LVDS compensation

### **Enhanced Configuration and Configuration via Protocol**

Cyclone V devices support 3.3-V programming voltage and several configuration modes. Table 1–14 lists the configuration modes and features supported by the Cyclone V devices.

Mode	Data Width (Bit)	Maximum Clock Rate (MHz)	Maximum Data Rate (Mbps)	Decompression	Design Security	Remote System Update	Partial Reconfiguration
AS through the EPCS and EPCQ serial configuration device	x1, x4	80	_	$\checkmark$	~	~	_
PS through CPLD or external microcontroller	x1	125	125	$\checkmark$	$\checkmark$	_	_
FPP	x8, x16	125	_	$\checkmark$	$\checkmark$	Parallel flash loader	16-bit only
CvP (PCIe)	x1, x2, x4 <sup>(1)</sup>	—	—	_	$\checkmark$	~	~
JTAG	x1	33	33				

Table 1–14. Configuration Modes and Features for Cyclone V Devices

Note to Table 1–14:

(1) The number of lanes instead of bit.

Instead of using an external flash or ROM, you can configure the Cyclone V devices through PCIe using CvP. The CvP mode offers the fastest configuration rate and flexibility with the easy-to-use PCIe hard IP block interface. The Cyclone V CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

### **Power Management**

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

### **SoC FPGA with HPS**


Each SoC FPGA combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

### **Features of the HPS**

The HPS consists of a dual-core ARM Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in Figure 1–4.





#### **System Peripherals**

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC/SDIO controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. The debug access port provides interfaces to industry standard JTAG debug probes and supports ARM CoreSight debug and core traces to facilitate software development.

#### **HPS-FPGA AXI Bridges**

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA<sup>®</sup>) Advanced eXtensible Interface (AXI<sup>™</sup>) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32-, 64-, and 128-bit data widths that allows the FPGA fabric to master transactions to the slaves in the HPS
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32-, 64-, and 128-bit data widths that allows the HPS to master transactions to the slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower performance 32-bit width bus that allows the HPS to master transactions to the slaves in the FPGA fabric.

The HPS–FPGA AXI bridges also allow the FPGA fabric to access the memory shared by one or both microprocessors, and provide asynchronous clock crossing with the clock from the FPGA fabric.

#### **HPS SDRAM Controller Subsystem**

The HPS SDRAM controller subsystem contains a multiport SDRAM memory controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon<sup>®</sup> Memory-Mapped (Avalon-MM) interface standards, and provides up to four ports with separate read and write directions.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsytem supports DDR2, DDR3, LPDDR, or LPDDR2 devices up to 4 Gb in density and runs up to 400 MHz (800 Mbps data rate).

For easy migration, the FPGA-to-HPS SDRAM interface is compatible with the interface of the soft SDRAM memory controller IPs and hard SDRAM memory controllers in the FPGA fabric.

### **FPGA Configuration and Processor Booting**

The FPGA fabric and HPS in the SoC FPGA are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS before you power up and configure the FPGA fabric. After the system is running, the HPS reconfigures the FPGA fabric at any time under program control or through the FPGA configuration controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then upload the boot code to the HPS from the FPGA fabric.

### **Hardware and Software Development**

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Qsys system integration tool in the Quartus II software.


For software development, the ARM-based SoC FPGA devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Altera SoC FPGAs follows the same steps as those for other SoC devices. Altera also provides support for the Linux and VxWorks<sup>®</sup> operating systems.

You can begin device-specific firmware and software development on the Altera SoC FPGA Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

### **Ordering Information**

Figure 1–5 and Figure 1–6 show sample ordering codes and list the options available for Cyclone V E, GX, and GT devices.












Figure 1–7 and Figure 1–8 show sample ordering codes and list the options available for Cyclone V SE, SX, and ST Devices.









## **Document Revision History**

Table 1–15 lists the revision history for this document.

Date	Version	Changes
		■ Updated Table 1–1, Table 1–2, Table 1–3, Table 1–4, Table 1–5, and Table 1–6.
		<ul> <li>Updated Figure 1–4, Figure 1–5, Figure 1–6, Figure 1–7, and Figure 1–8.</li> </ul>
November 2011 1.1	1.1	<ul> <li>Updated "System Peripherals" on page 1–19, "HPS–FPGA AXI Bridges" on page 1–20, "HPS SDRAM Controller Subsystem" on page 1–20, "FPGA Configuration and Processor Booting" on page 1–20, and "Hardware and Software Development" on page 1–21.</li> </ul>
		<ul> <li>Minor text edits.</li> </ul>
October 2011	1.0	Initial release.



## 2. Device Datasheet for Cyclone V Devices

CV-51002-1.1

This chapter describes the electrical characteristics, switching characteristics, and configuration specifications for Cyclone<sup>®</sup> V devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics list the transceiver specifications, and core and periphery performance. Configuration specifications cover power-on reset (POR) specifications, various configuration mode timing parameters, remote system upgrades timing, and user watchdog internal oscillator frequency specification. This chapter also describes I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.

For more information about the densities and packages of devices in the Cyclone V family, refer to the *Overview for Cyclone V Device Family* chapter.

## **Electrical Characteristics**

The following sections describe the electrical characteristics of Cyclone V devices.

### **Operating Conditions**

Cyclone V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Cyclone V devices, you must consider the operating requirements described in this chapter.

Cyclone V devices are offered in commercial and industrial grades. Commercial devices are offered in –6 (fastest), –7, and –8 speed grades. Industrial devices are offered in the –7 speed grade.

#### **Absolute Maximum Ratings**

Absolute maximum ratings define the maximum operating conditions for Cyclone V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 2–1 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Table 2–1 lists the Cyclone V	V absolute maxim	um ratings.
-------------------------------	------------------	-------------

Table 2–1. Absolute Maximum Ratings for Cyclone V Devices—Preliminary

Symbol	Description	Minimum	Maximum	Unit
V <sub>CC</sub>	Core voltage and periphery circuitry power supply	TBD	TBD	V
V <sub>CCPGM</sub>	Configuration pins power supply	TBD	TBD	V
V <sub>CC_AUX</sub>	Auxiliary supply	TBD	TBD	V
V <sub>CCBAT</sub>	Battery back-up power supply for design security volatile key register	TBD	TBD	V
V <sub>CCPD</sub>	I/O pre-driver power supply	TBD	TBD	V
V <sub>CCIO</sub>	I/O power supply	TBD	TBD	V
V <sub>CCA_FPLL</sub>	PLL analog power supply	TBD	TBD	V
V <sub>CCH_GXB</sub>	Transceiver high voltage power	TBD	TBD	V
$V_{CCE\_GXB}$	Transceiver power	TBD	TBD	V
$V_{CCL_GXB}$	Clock network power	TBD	TBD	V
VI	DC input voltage	TBD	TBD	V
I <sub>OUT</sub>	DC output current per pin	TBD	TBD	mA
TJ	Operating junction temperature	TBD	TBD	°C
T <sub>STG</sub>	Storage temperature (No bias)	TBD	TBD	°C

#### **Maximum Allowed Overshoot and Undershoot Voltage**

During transitions, input signals may overshoot to the voltage listed in Table 2–2 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Table 2–2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 3.95 V can only be at 3.95 V for ~5% over the lifetime of the device; for a device lifetime of 10 years, this amounts to half a year.

Table 2-2. Maximum Allowed Overshoot During Transitions for Cyclone V Devices—Preliminary

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
Vi (AC)		3.7	100	%
		3.75	59.79	%
		3.8	33.08	%
		3.85	18.45	%
	AC input voltage	3.9	10.36	%
		3.95	5.87	%
		4	3.34	%
		4.05	1.92	%
		4.1	1.11	%

#### **Recommended Operating Conditions**

Recommended operating conditions are the functional operation limits for the AC and DC parameters for Cyclone V devices.

Table 2–3 lists the steady-state voltage values expected from Cyclone V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 2–3. Recommended Operating Conditions for Cyclone V Devices—Preliminary

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V <sub>cc</sub>	Core voltage, periphery circuitry power supply, transceiver physical coding sublayer (PCS) power supply, and transceiver PCI Express <sup>®</sup> (PCIe <sup>®</sup> ) hard IP digital power supply	_	1.07	1.1	1.13	V
V <sub>CC_AUX</sub>	Auxiliary supply	—	2.375	2.5	2.625	V
	I/O pre-driver (3.3 V) power supply	—	3.135	3.3	3.465	V
V <sub>CCPD</sub>	I/O pre-driver (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O pre-driver (2.5 V) power supply	—	2.375	2.5	1.13 2.625 3.465	V
	I/O buffers (3.3 V) power supply	—	3.135	3.3	3.465	V
	I/O buffers (3.0 V) power supply	_	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply		2.375	2.5	2.625	V
M	I/O buffers (1.8 V) power supply		1.71	1.8	1.89	V
V <sub>CCIO</sub>	I/O buffers (1.5 V) power supply		1.425	1.5	1.575	V
VCCIO	I/O buffers (1.35 V) power supply		1.283	1.35	1.418	V
	I/O buffers (1.25 V) power supply		1.19	1.25	1.31	V
	I/O buffers (1.2 V) power supply		1.14	1.2	1.13         2.625         3.465         3.15         2.625         3.465         3.15         2.625         1.89         1.575         1.418         1.31         1.26         3.465         3.15         2.625         1.89         2.625         3.15         2.625         1.89         2.625         3.0         3.6         V <sub>CCI0</sub> 85         100         100 ms	V
	Configuration pins (3.3 V) power supply	—	3.135	3.3	3.465	V
M	Configuration pins (3.0 V) power supply	—	2.85	3.0	3.15	V
V <sub>CCPGM</sub>	Configuration pins (2.5 V) power supply		2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	—	1.71	1.8	1.89	V
V <sub>CCA_FPLL</sub> (1)	PLL analog voltage regulator power supply	—	2.375	2.5	2.625	V
V <sub>CCBAT</sub> (2)	Battery back-up power supply (For design security volatile key register)		1.2		3.0	V
VI	DC input voltage		-0.5	_	3.6	V
V <sub>0</sub>	Output voltage	_	0	_	V <sub>CCIO</sub>	V
т		Commercial	0			°C
TJ	Operating junction temperature	Industrial	-40	_	100	°C
+	Dower oupply ramp time	Standard POR (PORSEL=0)	200 µs		100 ms	
t <sub>RAMP</sub>	Power supply ramp time	Fast POR (PORSEL=1)	200 µs	_	4 ms	

#### Notes to Table 2-3:

(1) PLL digital voltage is regulated from  $V_{CCA\_FPLL}$ .

(2) If you do not use the design security feature in Cyclone V devices, connect V<sub>CCBAT</sub> to a 1.5-V, 2.5-V, or 3.0-V power supply. The power-on reset (POR) circuitry monitors V<sub>CCBAT</sub>. Cyclone V devices do not exit POR if V<sub>CCBAT</sub> stays low. Table 2–4 lists the transceiver power supply recommended operating conditions for Cyclone V GX devices.

Symbol	Description	Minimum	Typical	Maximum	Unit
V <sub>CCH_GXBL</sub>	Transceiver high voltage power (left side)	2.375	2.5	2.625	V
V <sub>CCE_GXBL</sub>	Transmitter and receiver power (left side)	1.07	1.1	1.13	V
V <sub>CCL_GXBL</sub>	Clock network power (left side)	1.07	1.1	1.13	V

Table 2–5 lists the steady-state voltage values expected from Cyclone V system-on-a-chip (SoC) FPGA with ARM<sup>®</sup>-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus.

Table 2–5. HPS Power Supply Operating Conditions for Cyclone V SE, SX, and ST Devices—Preliminary

Symbol	Description	Minimum	Typical	Maximum	Unit
V <sub>CC_HPS</sub>	HPS core voltage and periphery circuitry power supply	1.07	1.1	1.13	V
	HPS I/O pre-driver (3.3 V) power supply	3.135	3.3	3.465	V
V <sub>CCPD_HPS</sub>	HPS I/O pre-driver (3.0 V) power supply	2.85	3.0	3.15	V
	HPS I/O pre-driver (2.5 V) power supply	2.375	2.5	2.625	V
	HPS I/O buffers (3.3 V) power supply	3.135	3.3	1.13 3.465 3.15	V
	HPS I/O buffers (3.0 V) power supply	2.85	3.0	3.15	V
M	HPS I/O buffers (2.5 V) power supply	1.07       1.1       1.13         3.135       3.3       3.465         2.85       3.0       3.15         2.375       2.5       2.625         3.135       3.3       3.465         2.85       3.0       3.15         2.85       3.0       3.15         2.85       3.0       3.15         2.85       3.0       3.15         2.85       3.0       3.15         2.375       2.5       2.625         1.71       1.8       1.89         1.425       1.5       1.575         1.14       1.2       1.26         upply       3.135       3.3         3.465       3.0       3.15	V		
V <sub>CCIO_HPS</sub>	HPS I/O buffers (1.8 V) power supply	1.71	1.8	1.13         3.465         3.15         2.625         3.465         3.15         2.625         1.89         1.575         1.26         3.465         3.15	V
	HPS I/O buffers (1.5 V) power supply	1.425	1.5	1.575	V
	HPS I/O buffers (1.2 V) power supply	1.14	1.2	1.26	V
	HPS reset and clock input pins (3.3 V) power supply	3.135	3.3	3.465         3.15         2.625         3.465         3.15         2.625         1.89         1.575         1.26         3.465         3.15         2.625         1.89         1.575         1.26         3.465         3.15         2.625         1.89	V
M	HPS reset and clock input pins (3.0 V) power supply	2.85	3.0	3.15	V
V <sub>CCRSTCLK_HPS</sub>	HPS reset and clock input pins (2.5 V) power supply	2.375	2.5	2.625	V
	HPS reset and clock input pins (1.8 V) power supply	1.71	1.8	1.89	V
V <sub>CCPLL_HPS</sub>	HPS PLL analog voltage regulator power supply	2.375	2.5	2.625	V

#### **DC Characteristics**

This section lists the supply current, I/O pin leakage current, input pin capacitance, on-chip termination tolerance, and hot socketing specifications.

#### **Supply Current**

Standby current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to estimate supply current for your design because these currents vary greatly with the resources you use.

#### ••••

For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

#### I/O Pin Leakage Current

Table 2–6 lists the Cyclone V I/O pin leakage current specifications.

Symbol	Description	Conditions	Min	Тур	Max	Unit
I <sub>I</sub>	Input pin	$V_I = 0 V \text{ to } V_{CCIOMAX}$	-30		30	μA
I <sub>OZ</sub>	Tri-stated I/O pin	$V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$	-30		30	μA

#### **Bus Hold Specifications**

Table 2–7 lists the Cyclone V device bus hold specifications.

Table 2–7. Bus Hold Parameters for Cyclone V Devices—Preliminary <sup>(1)</sup>

	Symbol	Conditions	V <sub>CC10</sub> (V)												
Parameter			1.2		1.5		1.8		2.5		3.0		3.3		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (max.)	8	_	12	_	30	_	50	_	70	_	70	_	μA
Bus-hold, high, sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (min.)	-8		-12	_	-30	_	-50		-70	_	-70	_	μA
Bus-hold, low, overdrive current	I <sub>odl</sub>	OV < V <sub>IN</sub> < V <sub>CCIO</sub>	_	125	_	175	_	200	_	300	_	500		500	μA
Bus-hold, high, overdrive current	I <sub>odh</sub>	OV < V <sub>IN</sub> < V <sub>CCIO</sub>	_	-125	_	-175	_	-200	_	-300	_	-500		-500	μA
Bus-hold trip point	V <sub>TRIP</sub>	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

#### Note to Table 2-7:

(1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

#### **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power up for I/O pins connected to the calibration block. Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 2–8 lists the Cyclone V OCT termination calibration accuracy specifications.

Table 2–8. OCT Calibration Accuracy Specifications for Cyclone V Devices—Preliminary <sup>(1)</sup>

			Calibration Accuracy				
Symbol	Description	Conditions (V)	C6 Speed Grade	C7, I7 Speed Grade	C8 Speed Grade	Unit	
25-Ω R <sub>S</sub>	Internal series termination with calibration (25-Ω setting)	V <sub>CCI0</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%	
50-Ω R <sub>S</sub>	Internal series termination with calibration (50-Ω setting)	V <sub>CCI0</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%	
34- $\Omega$ and 40- $\Omega$ R <sub>S</sub>	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25, 1.2	±15	±15	±15	%	
48-Ω, 60-Ω, and 80-Ω R <sub>S</sub>	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ setting)	V <sub>CCI0</sub> = 1.2	±15	±15	±15	%	
50- $\Omega$ R <sub>T</sub>	Internal parallel termination with calibration (50-Ω setting)	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2	-10 to +40	-10 to +40	-10 to +40	%	
20-Ω, 30-Ω, 40-Ω, 60-Ω, and 120-Ω R <sub>T</sub>	Internal parallel termination with calibration (20-Ω, 30-Ω, 40-Ω, 60-Ω, and 120-Ω setting)	V <sub>CCI0</sub> = 1.5, 1.35, 1.25	-10 to +40	-10 to +40	-10 to +40	%	
60- $\Omega$ and 120- $\Omega$ $R_T$	Internal parallel termination with calibration (60-Ω and 120-Ω setting)	V <sub>CCI0</sub> = 1.2	-10 to +40	-10 to +40	-10 to +40	%	
$25\text{-}\Omega\;R_{S\_left\_shift}$	Internal left shift series termination with calibration (25- $\Omega R_{S\_left\_shift}$ setting)	V <sub>CCI0</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%	

Note to Table 2-8:

(1) OCT calibration accuracy is valid at the time of calibration only.

Table 2–9 lists the Cyclone V OCT without calibration resistance to PVT changes.

			<b>Resistance Tolerance</b>				
Symbol	Description	Conditions (V)	C6 Speed Grade	C7, I7 Speed Grade	C8 Speed Grade	Unit e	
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	$V_{CCIO} = 3.0$ and 2.5	±30	±40	±40	%	
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCI0</sub> = 1.8 and 1.5	±30	±40	±40	%	
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCI0</sub> = 1.2	±35	±50	±50	%	
50-Ω R <sub>S</sub>	Internal series termination without calibration (50-Ω setting)	$V_{CCIO} = 3.0$ and 2.5	±30	±40	±40	%	
50-Ω R <sub>S</sub>	Internal series termination without calibration (50-Ω setting)	V <sub>CCI0</sub> = 1.8 and 1.5	±30	±40	±40	%	
50-Ω R <sub>S</sub>	Internal series termination without calibration (50-Ω setting)	V <sub>CCI0</sub> = 1.2	±35	±50	±50	%	
100-Ω R <sub>D</sub>	Internal differential termination (100-Ω setting)	V <sub>CCI0</sub> = 2.5	±25	TBD	TBD	%	

OCT calibration is automatically performed at power up for the OCT-enabled I/O pins. Table 2–10 lists OCT variation with temperature and voltage after power-up calibration. Use Table 2–10 to determine the OCT variation after power-up calibration and Equation 2–1 to determine the OCT variation without recalibration.

#### Equation 2–1. OCT Variation Without Recalibration—Preliminary (1), (2), (3), (4), (5), (6)

$$R_{OCT} = R_{SCAL} \left( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \right)$$

#### Notes to Equation 2-1:

- (1) The R<sub>OCT</sub> value calculated from Equation 2–1 shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2)  $R_{SCAL}$  is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power up.
- (4)  $\Delta V$  is the variation of voltage with respect to V<sub>CCI0</sub> at power up.
- (5) dR/dT is the percentage change of  $R_{SCAL}$  with temperature.
- (6) dR/dV is the percentage change of  $R_{SCAL}$  with voltage.

Table 2–10 lists the OCT variation after the power-up calibration.

Symbol	Description	V <sub>CCIO</sub> (V)	Typical	Unit	
dR/dV		3.0	0.0297		
		2.5	0.0344	%/mV	
	OCT variation with voltage without recalibration	1.8	0.0499		
		1.5	0.0744		
		1.2	0.1241		
		3.0	0.189	%/°C	
		2.5	0.208		
dR/dT	OCT variation with temperature without recalibration	1.8	0.266		
		1.5	0.273		
		1.2	0.317		

Table 2–10. OCT Variation after Power-Up Calibration for Cyclone V Devices—Preliminary <sup>(1)</sup>

Note to Table 2-10:

(1) Valid for a  $V_{CCIO}$  range of  $\pm 5\%$  and a temperature range of 0° to  $85^\circ C.$ 

#### **Pin Capacitance**

Table 2–11 lists the Cyclone V device family pin capacitance.

#### Table 2–11. Pin Capacitance for Cyclone V Devices

Symbol	Description	Value	Unit
C <sub>IOTB</sub>	Input capacitance on top and bottom I/O pins	5.5	pF
C <sub>IOLR</sub>	Input capacitance on left and right I/O pins	5.5	рF
C <sub>OUTFB</sub>	Input capacitance on dual-purpose clock output and feedback pins	5.5	рF

#### **Hot Socketing**

Table 2–12 lists the hot socketing specifications for Cyclone V devices.

 Table 2–12. Hot Socketing Specifications for Cyclone V Devices—Preliminary

Symbol	Description	Maximum
I <sub>IOPIN (DC)</sub>	DC current per I/O pin	300 μA
I <sub>IOPIN (AC)</sub>	AC current per I/O pin	8 mA <sup>(1)</sup>
I <sub>XCVR-TX (DC)</sub>	DC current per transceiver transmitter (TX) pin	100 mA
I <sub>XCVR-RX (DC)</sub>	DC current per transceiver receiver (RX) pin	50 mA

Note to Table 2-12:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{10PIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

### **Internal Weak Pull-Up Resistor**

Table 2–13 lists the weak pull-up resistor values for Cyclone V devices.

Symbol	Description	Conditions (V) <sup>(3)</sup>	<b>Typ</b> <sup>(4)</sup>	Unit
R <sub>PU</sub>		$V_{CCIO} = 3.3 \pm 5\%$	25	kΩ
		$V_{CCIO} = 3.0 \pm 5\%$	25	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	$V_{CCIO} = 2.5 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.8 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.5 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.35 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.25 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.2 \pm 5\%$	25	kΩ

Notes to Table 2–13:

(1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins.

(2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .

(3) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

(4) These specifications are valid with  $\pm 10\%$  tolerances to cover changes over PVT.

## I/O Standard Specifications

Table 2–14 through Table 2–19 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Cyclone V devices. These tables also list the Cyclone V device family I/O standard specifications. The V<sub>OL</sub> and V<sub>OH</sub> values are valid at the corresponding I<sub>OH</sub> and I<sub>OL</sub>, respectively.

For an explanation of terms used in Table 2–14 through Table 2–19, refer to "Glossary" on page 2–35.

I/0	V <sub>CCIO</sub> (V)		V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>ol</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub>	I <sub>oh</sub>	
Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mÅ)
3.3-V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	$V_{CCIO} - 0.2$	2	-2
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	$V_{CCIO} - 0.2$	0.1	-0.1
3.0-V PCI	2.85	3	3.15	_	$0.3 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	V <sub>CCI0</sub> + 0.3	0.1 x V <sub>ccio</sub>	$0.9 \times V_{CCIO}$	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	_	$0.35 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	V <sub>CCI0</sub> + 0.3	0.1 x V <sub>CCIO</sub>	$0.9 \times V_{CCIO}$	1.5	-0.5
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCI0} + 0.3$	0.45	V <sub>CCI0</sub> - 0.45	2	-2

Table 2–14. Single-Ended I/O Standards for Cyclone V Devices—Preliminary (Part 1 of 2)

I/O	V	V <sub>CCIO</sub> (V)		V <sub>IL</sub> (V)		V <sub>IH</sub> (V) V <sub>OL</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub>	I <sub>oh</sub>
Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min		(mA)
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V <sub>CCI0</sub> + 0.3	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCI0} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2

Table 2–14. Single-Ended I/O Standards for Cyclone V Devices—Preliminary (Part 2 of 2)

Table 2-15.	Single-Ended SSTL a	nd HSTL I/O Referenc	e Voltage Specifications	s for Cvclone V Devices	Preliminary
	•				· · · · · · · · · · · · · · · · · · ·

I/O	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)			
Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V <sub>CCIO</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V <sub>CCIO</sub>	$0.49 \times V_{CCIO}$	$0.5  ext{ x V}_{\text{CCIO}}$	0.51 x V <sub>CCIO</sub>	
SSTL 135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V <sub>CCIO</sub>	$0.49 \times V_{CCIO}$	$0.5  ext{ x V}_{\text{CCIO}}$	0.51 x V <sub>CCIO</sub>	
SSTL 125 Class I, II	1.19	1.25	1.26	0.49 x V <sub>CCIO</sub>	$0.5 \times V_{CCIO}$	0.51 x V <sub>CCIO</sub>	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V <sub>CCIO</sub>	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V <sub>CCI0</sub> /2	—	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V <sub>CCI0</sub> /2	—	
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 x V <sub>CCIO</sub>	$0.5 \times V_{CCIO}$	0.53 x V <sub>CCIO</sub>	_	V <sub>CCI0</sub> /2	_	
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$			—	

able 2–16. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Cyclone V Devices—Preliminary (Par	(
l of 2)	

I/0	V	IL(DC) <b>(V)</b>	V <sub>IH(DC</sub>	;) <b>(V)</b>	V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>ol</sub>	l <sub>oh</sub>
Standard	Min	Max	Min	Max	Max	Min	Max	Min	(mÅ)	(mÅ)
SSTL-2 Class I	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCI0</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.608	V <sub>TT</sub> + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCI0</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.81	V <sub>TT</sub> + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCI0</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCI0</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCI0</sub> - 0.28	13.4	-13.4
SSTL-15 Class I		V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> – 0.175	V <sub>REF</sub> + 0.175	0.2 x V <sub>CCIO</sub>	0.8 x V <sub>CCIO</sub>	8	-8
SSTL-15 Class II	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> – 0.175	V <sub>REF</sub> + 0.175	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16
SSTL 135		$V_{\text{REF}} - 0.09$	V <sub>REF</sub> + 0.09	_	$V_{REF} - 0.16$	V <sub>REF</sub> + 0.16	TBD (1)	TBD (1)	TBD (1)	TBD (1)

I/O	V	<sub>L(DC)</sub> (V)	V <sub>IH(D</sub>	<sub>C)</sub> (V)	V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>ol</sub> (V)	V <sub>OH</sub> (V)	I <sub>ol</sub>	I <sub>oh</sub>
Standard	Min	Max	Min	Max	Max	Min	Max	Min	(mÅ)	(mÅ)
SSTL 125	—	$V_{REF} - 0.85$	V <sub>REF</sub> + 0.85	—	$V_{REF} - 0.15$	V <sub>REF</sub> + 0.15	TBD (1)	TBD (1)	TBD (1)	TBD (1)
HSTL-18 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCI0</sub> - 0.4	8	-8
HSTL-18 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCI0</sub> - 0.4	16	-16
HSTL-15 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-15 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-12 Class I	-0.1 5	V <sub>REF</sub> -0.08	V <sub>REF</sub> + 0.08	V <sub>CCI0</sub> + 0.15	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	$0.25 \times V_{CCIO}$	$0.75  ext{ x V}_{\text{CCIO}}$	8	-8
HSTL-12 Class II	-0.1 5	V <sub>REF</sub> -0.08	V <sub>REF</sub> + 0.08	V <sub>CCI0</sub> + 0.15	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	$0.25 \times V_{CCIO}$	$0.75  ext{ x V}_{\text{CCIO}}$	16	-16
HSUL-12		V <sub>REF</sub> -0.13	V <sub>REF</sub> + 0.13	_	V <sub>REF</sub> - 0.22	V <sub>REF</sub> + 0.22	0.1 x V <sub>CCIO</sub>	0.9 x V <sub>CCIO</sub>	TBD (1)	TBD (1)

Table 2–16. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Cyclone V Devices—Preliminary (Part 2 of 2)

Note to Table 2–16:

(1) Pending silicon characterization.

I/0	'	V <sub>ccio</sub> (V	/)	V <sub>SWING(DC)</sub> (V)			V <sub>X(AC)</sub> (V)	)	V <sub>SWING</sub>	<sub>(AC)</sub> (V)	,	V <sub>ox(AC)</sub> (V)	
Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V <sub>CCIO</sub> + 0.6	V <sub>CCI0</sub> /2 - 0.2	_	V <sub>CCI0</sub> /2 + 0.2	0.62	V <sub>CCI0</sub> + 0.6	V <sub>CCI0</sub> /2 - 0.15	_	V <sub>CCI0</sub> /2 + 0.15
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V <sub>CCI0</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.175	_	V <sub>CCI0</sub> /2 + 0.175	0.5	V <sub>CCI0</sub> + 0.6	V <sub>CCI0</sub> /2 - 0.125	_	V <sub>CCIO</sub> /2 + 0.125
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	-0.2	-0.15	_	0.15	-0.35	0.35	_	V <sub>CCI0</sub> /2	_
SSTL 135	1.283	1.35	1.45	0.2	-0.2	V <sub>REF</sub> – 0.135	V <sub>CCI0</sub> /2	V <sub>REF</sub> + 0.135	TBD (1)	TBD (1)	V <sub>REF</sub> - 0.15	_	V <sub>REF</sub> + 0.15
SSTL 125	1.19	1.25	1.31	TBD (1)	_	TBD (1)	V <sub>CCI0</sub> /2	TBD (1)	TBD (1)	_	TBD (1)	TBD (1)	TBD (1)

Table 2–17. Differential SSTL I/O Standards for Cyclone V Devices—Preliminary

Note to Table 2–17:

(1) Pending silicon characterization.

I/O		V <sub>ccio</sub> (V)	)	V <sub>DIF(</sub>	<sub>(DC)</sub> (V)	V,	<sub>K(AC)</sub> (V)		1	/ <sub>CM(DC)</sub> (V	/)	V <sub>DIF(AC)</sub> (V)	
Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2		0.78	_	1.12	0.78		1.12	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.68	_	0.9	0.68		0.9	0.4	
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCI0</sub> + 0.3	_	0.5 x V <sub>CCI0</sub>	_	0.4 x V ccio	0.5 x V <sub>CCIO</sub>	0.6 x V <sub>CCIO</sub>	0.3	V <sub>CCI0</sub> + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 x V <sub>CCIO</sub> - 0.12	0.5 x V <sub>CCI0</sub>	0.5 x V <sub>CCI0</sub> +0.12	0.4 x V ccio	0.5 x V <sub>CCI0</sub>	0.6 x V <sub>CCIO</sub>	0.44	0.44

Table 2–18. Differential HSTL I/O Standards for Cyclone V Devices—Preliminary

Table 2–19. Differential I/O Standard Specifications for Cyclone V Devices—Preliminary <sup>(1)</sup>

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV)			V <sub>ICM</sub>	<sub>(DC)</sub> (V)	V <sub>OD</sub> (V) <sup>(2)</sup>			V <sub>OCM</sub> (V) <sup>(2)</sup>		
i/U Stalluaru	Min	Тур	Max	Min	Condition	Max	Min	Max	Min	Тур	Max	Min	Тур	Max
PCML					put reference c and reference d									
2.5 V LVDS	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	_	0.05	1.8	0.247	_	0.6	1.125	1.25	1.375
RSDS (HIO)	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	—	0.3	1.4	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO)	2.375	2.5	2.625	200	_	600	0.4	1.325	0.25	_	0.6	1	1.2	1.4
LVPECL	2.375	2.5	2.625	300	_	—	0.6	1.8	_	_	_	_	_	—

Notes to Table 2-19:

(1) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 2–13.

(2) RL range:  $90 \le RL \le 110 \Omega$ 

## **Power Consumption**

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator (EPE) and the Quartus<sup>®</sup> II PowerPlay Power Analyzer feature.

You typically use the interactive Excel-based EPE before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

**\*** For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

# **Switching Characteristics**

This section provides performance characteristics of Cyclone V core and periphery blocks for commercial grade devices.

These characteristics can be designated as preliminary or final.

- Preliminary characteristics are obtained using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

## **Transceiver Performance Specifications**

This section describes transceiver performance specifications.

Table 2–20 lists the Cyclone V GX transceiver specifications.

Table 2–20. Transceiver Specifications for Cyclone V GX Devices—Preliminary (Part 1 of 3)

Symbol/	Conditions		C6 Speed Gra	ide		C7, I7 Speed Gra	nde		Unit		
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Reference Clock		<u>.</u>			• •			• •			-
Supported I/O Standards	1.2	V PCML	., 1.5 V P	CML, 2.5	V PCML,	, Differen	tial LVPEC	CL (1), HC	SL, and L	VDS	
Input frequency from REFCLK input pins		27	_	550	27	_	550	27	_	550	MHz
Duty cycle		45	_	55	45	_	55	45	—	55	%
Peak-to-peak differential input voltage	_	200	_	2000	200	_	2000	200	_	2000	mV
Spread-spectrum modulating clock frequency	PCle	30	_	33	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PCle	_	0 to 0.5%		_	0 to -0.5%		_	0 to 0.5%	_	_
On-chip termination resistors	_	_	100	_	_	100	_	_	100		Ω
V <sub>ICM</sub> (AC coupled)			1.1 <i>(2</i> )			1.1 <sup>(2)</sup>			1.1 (2)		V
$V_{ICM}$ (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	250	_	550	250	_	550	mV
R <sub>REF</sub>		_	2000 ±1%		_	2000 ±1%		_	2000 ±1%	—	Ω

Symbol/	Conditions	5	C6 Speed Gra	ade	s	C7, I7 Speed Gra	ade		C8 Speed Gr	ade	Unit
Description	••••••	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	-
Transceiver Clocks	L		I		1						<u>_</u>
fixedclk Clock frequency	PCIe Receiver Detect		125	_	_	125	_	_	125		MHz
Avalon <sup>®</sup> Memory- Mapped (Avalon-MM) PHY management clock frequency					< 150						MHz
Receiver											
Supported I/O Standards			1.5	V PCML,	2.5 V PC	ML, LVP	ECL, and L	VDS			
Data rate		614		3125	614		3125	614		2500	Mbps
Absolute V <sub>MAX</sub> for a receiver pin <sup>(3)</sup>			_	1.2	_		1.2	_		1.2	V
Absolute V <sub>MIN</sub> for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak differential input voltage $V_{\text{ID}}$ (diff p-p) before device configuration		_	_	1.6	_	_	1.6	_	_	1.6	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration	_	_	_	2.2	_	_	2.2	_	_	2.2	V
Minimum differential eye opening at the receiver serial input pins <sup>(4)</sup>		85	_		85	_		85	_		mV
	85– $\Omega$ setting	_	85	—	—	85		—	85		Ω
Differential on-chip	100– $\Omega$ setting		100		_	100		_	100		Ω
termination resistors	120– $\Omega$ setting		120		-	120		_	120		Ω
	150- $\Omega$ setting		150		_	150		_	150		Ω
Differential and common mode return loss	PCIe Gen1, GIGE					Complia	nt				_
Programmable PPM detector <sup>(5)</sup>	_			±62.5, 10	0, 125, 2	200, 250,	300, 500,	and 100	0		ppm
Run Length	—	—		200	—		200	_		200	UI
Programmable equalization	_	_	—	4	—	_	4	_	_	4	dB
Programmable DC gain	DC Gain Setting = 0		0	_	_	0	_	_	0	_	dB
i i rogrammanie Do galli	DC Gain Setting = 1		3			3	_		3		dB

### Table 2–20. Transceiver Specifications for Cyclone V GX Devices—Preliminary (Part 2 of 3)

Symbol/	Conditions	5	C6 Speed Gra	ade	S	C7, I7 Speed Gra		C8 Speed Grade			Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Transmitter	•			•		•				•	
Supported I/O Standards					1.5 V	PCML					
Data rate		614		3125	614	_	3125	614		2500	Mbps
V <sub>OCM</sub>	—		650	—		650	—		650	—	mV
	85– $\Omega$ setting		85	—		85	—		85	—	Ω
Differential on-chip	100– $\Omega$ setting	—	100	—	_	100	—	_	100	—	Ω
termination resistors	120– $\Omega$ setting		120	—		120	—		120	—	Ω
	150- $\Omega$ setting		150	—		150	—		150	—	Ω
Rise time (6)	—	30		160	30	_	160	30		160	ps
Fall time <sup>(6)</sup>	—	30		160	30	_	160	30		160	ps
CMU PLL											
Supported data range	_	614		3125	614	—	3125	614		2500	Mbps
Transceiver-FPGA Fabri	c Interface										
Interface speed (single-width mode)	_	25	_	187.5	25	_	163.84	25	_	156.25	MHz
Interface speed (double-width mode)	—	25	_	163.84	25	_	163.84	25	_	156.25	MHz

#### Table 2–20. Transceiver Specifications for Cyclone V GX Devices—Preliminary (Part 3 of 3)

#### Notes to Table 2-20:

(1) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

(2) The reference clock common mode voltage is equal to the  $V_{CCR GXB}$  power supply level.

(3) The device cannot tolerate prolonged operation at this absolute maximum.

(4) The differential eye opening specification at the receiver input pins assumes that you have disabled the Receiver Equalization feature. If you enable the Receiver Equalization feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

(5) The rate matcher supports only up to  $\pm 300$  parts per million (ppm).

(6) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.

Table 2–21 lists the Cyclone V GX transceiver block jitter specifications.

Symbol/	Conditions	Sp	C6 eed Gra	ade	S	C7, I7 beed Gra	de	C8 Speed Grade			Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
PCIe Transmit Jitte	r Generation <sup>(1)</sup>	• •	-			·			-	·	
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	_	_	0.25	_	_	0.25	_	_	0.25	UI
PCIe Receiver Jitte	r Tolerance <sup>(1)</sup>										
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern		> 0.6			> 0.6			> 0.6		UI
<b>GIGE Transmit Jitte</b>	r Generation <sup>(2)</sup>										
Deterministic jitter (peak-to-peak)	Pattern = CRPAT	_	_	0.14	_	_	0.14	_	_	0.14	UI
Total jitter (peak-to-peak)	Pattern = CRPAT	_	_	0.279	_	_	0.279	_	_	0.279	UI
GIGE Receiver Jitte	r Tolerance <sup>(2)</sup>										
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT	> 0.4			> 0.4				> 0.4		UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT	> 0.66		> 0.66			> 0.66			UI	

Notes to Table 2-21:

(1) The jitter numbers for PIPE are compliant to the PCIe Base Specification 2.0.

(2) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.

## **Core Performance Specifications**

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), and memory block specifications.

## **Clock Tree Specifications**

Table 2–22 lists the clock tree specifications for Cyclone V devices.

	Performance	Ce		
Symbol	C6 Speed Grade	C7, I7 Speed Grade	C8 Speed Grade	Unit
Global clock and Regional clock	550	550	460	MHz
Peripheral clock	155	155	155	MHz

## **PLL Specifications**

Table 2–23 lists the Cyclone V PLL specifications when operating in both the commercial junction temperature range ( $0^{\circ}$  to  $85^{\circ}$ C) and the industrial junction temperature range ( $-40^{\circ}$  to  $100^{\circ}$ C).

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (–6 speed grade)	5		670 <sup>(2)</sup>	MHz
f <sub>IN</sub>	Input clock frequency (-7 speed grade)	5		622 <sup>(2)</sup>	MHz
	Input clock frequency (–8 speed grade)	5		500 <sup>(2)</sup>	MHz
f <sub>INPFD</sub>	Integer input clock frequency to the PFD	5		325	MHz
f <sub>FINPFD</sub>	Fractional input clock frequency to the PFD	50		TBD (1)	MHz
	PLL VCO operating range (-6 speed grade)	600		1600	MHz
f <sub>VCO</sub>	PLL VCO operating range (-7 speed grade)	600	—	1400	MHz
	PLL VCO operating range (-8 speed grade)	600	_	1300	MHz
t <sub>einduty</sub>	Input clock or external feedback clock input duty cycle	40	_	60	%
	Output frequency for internal global or regional clock (-6 speed grade)	_	_	550 <sup>(3)</sup>	MHz
f <sub>out</sub>	Output frequency for internal global or regional clock (-7 speed grade)	_	_	550 <sup>(3)</sup>	MHz
	Output frequency for internal global or regional clock (-8 speed grade)	_		460 <sup>(3)</sup>	MHz
	Output frequency for external clock output (-6 speed grade)	_	_	667 <sup>(3)</sup>	MHz
f <sub>out_ext</sub>	Output frequency for external clock output (-7 speed grade)	_	_	667 <sup>(3)</sup>	MHz
	Output frequency for external clock output (-8 speed grade)	_		533 <sup>(3)</sup>	MHz
t <sub>outduty</sub>	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	_	_	10	ns

Table 2–23. PLL Specifications for Cyclone V Devices—Preliminary<sup>(1)</sup> (Part 1 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>CONFIGPHASE</sub>	Time required to reconfigure phase shift		—	TBD (1)	—
t <sub>dyconfigclk</sub>	Dynamic configuration clock	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from end-of-device configuration or deassertion of areset	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth		0.3	—	MHz
f <sub>CLBW</sub>			1.5		MHz
	PLL closed-loop high bandwidth <sup>(8)</sup>		4	—	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift		—	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on the areset signal	10	—	—	ns
t <sub>INCCJ</sub> (4), (5)	Input clock cycle-to-cycle jitter ( $F_{REF} \ge 100 \text{ MHz})$		—	0.15	UI (p-p)
LINCCJ (4), (0)	Input clock cycle-to-cycle jitter (F <sub>REF</sub> < 100 MHz)	—	—	±750	ps (p-p)
+ (6)	Period jitter for dedicated clock output ( $F_{OUT} \ge 100 \text{ MHz}$ )		—	TBD (1)	ps (p-p)
t <sub>outpj_dc</sub> (6)	Period jitter for dedicated clock output (F <sub>OUT</sub> < 100 MHz)	—	—	TBD (1)	mUI (p-p)
+ (6)	Cycle-to-cycle jitter for dedicated clock output ( $F_{\text{OUT}} \geq 100 \text{ MHz})$	_	_	TBD (1)	ps (p-p)
LOUTCCJ_DC	CourccJ_DC <sup>(6)</sup> Cycle-to-cycle jitter for dedicated clock output (F <sub>OUT</sub> < 100 MHz)		_	TBD (1)	mUI (p-p)
t <sub>outpj_io</sub> <i>(6)</i> ,	Period jitter for clock output on regular I/O $(F_{OUT} \ge 100 \text{ MHz})$			TBD (1)	ps (p-p)
(9)	Period jitter for clock output on regular I/O (F <sub>OUT</sub> < 100 MHz)	_	_	TBD (1)	mUI (p-p)
t <sub>outccj_io</sub> (6),	Cycle-to-cycle jitter for clock output on regular I/O ( $F_{\text{OUT}} \geq 100 \text{ MHz})$	_	_	TBD (1)	ps (p-p)
(9)	Cycle-to-cycle jitter for clock output on regular I/O (F <sub>OUT</sub> < 100 MHz)			TBD (1)	mUI (p-p)
t <sub>outpj_dc_f</sub>	Period jitter for dedicated clock output in fractional mode			TBD (1)	—
t <sub>outccj_dc_f</sub>	Cycle-to-cycle jitter for dedicated clock output in fractional mode			TBD (1)	_
t <sub>outpj_io_f</sub>	Period jitter for clock output on regular I/O in fractional mode	_	_	TBD (1)	_
t <sub>outccj_io_f</sub>	Cycle-to-cycle jitter for clock output on regular I/O in fractional mode		_	TBD (1)	_
$t_{CASC\_OUTPJ\_DC}_{(6), (7)} \qquad \begin{array}{c} \mbox{Period jitter for dedicated clock output in cascaded PLLs} \\ (F_{OUT} \geq 100 \ \text{MHz}) \\ \hline \mbox{Period jitter for dedicated clock output in cascaded PLLs} \\ (F_{OUT} < 100 \ \text{MHz}) \end{array}$		_	_	TBD (1)	ps (p-p)
		_	_	TBD (1)	mUI (p-p)
t <sub>DRIFT</sub>	Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$	_	_	±10	%
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	—	24	—	Bits
k <sub>VALUE</sub>	Numerator of Fraction	TBD (1)	8388608	TBD (1)	—

Table 2–23. PLL Specifications for Cyclone V Devices—Preliminary <sup>(1)</sup> (Part 2 of 3)

#### Table 2–23. PLL Specifications for Cyclone V Devices—Preliminary <sup>(1)</sup> (Part 3 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>RES</sub>	Resolution of VCO frequency (f <sub>INPFD</sub> =100 MHz)	_	5.96		Hz

#### Notes to Table 2-23:

- (1) Pending silicon characterization.
- (2) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (3) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $F_{OUT}$  of the PLL.
- (4) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (5)  $F_{REF}$  is  $f_{IN/N}$  when N = 1.
- (6) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 2–28 on page 2–23.
- (7) The cascaded PLL specification is only applicable with the following condition: a. Upstream PLL: 0.59 MHz  $\leq$  Upstream PLL BW < 1 MHz b. Downstream PLL: Downstream PLL BW > 2 MHz
- (8) High bandwidth PLL settings are not supported in external feedback mode.
- (9) External memory interface clock output jitter specifications use a different measurement method, which is available in Table 2–28 on page 2–23.

## **DSP Block Specifications**

Table 2–24 lists the Cyclone V DSP block performance specifications.

	Performance						
Mode	C6 Speed Grade	C7, I7 Speed Grade	C8 Speed Grade	Unit			
Modes using One DSP Block							
Independent 9 x 9 Multiplication	340	300	260	MHz			
Independent 18 x 19 Multiplication	287	250	200	MHz			
Independent 18 x 18 Multiplication	287	250	200	MHz			
Independent 27 x 27 Multiplication	250	200	160	MHz			
Independent 18 x 25 Multiplication	310	250	200	MHz			
Independent 20 x 24 Multiplication	310	250	200	MHz			
Two 18 x 19 Multiplier Adder Mode	310	250	200	MHz			
18 x 18 Multiplier Added Summed with 36-bit Input	310	250	200	MHz			
Modes using Two DSP Blocks							
Complex 18 x 19 multiplication	310	250	200	MHz			
Two 27 x 27 Multiplier Adder	250	200	160	MHz			
Four 18 x 19 Multiplier Adder	310	250	200	MHz			

## **Memory Block Specifications**

Table 2–25 lists the Cyclone V memory block specifications.

		Resou	rces Used	Performance				
Memory	Mode	ALUTS	Memory	C6 Speed Grade	C7, I7 Speed Grade	C8 Speed Grade	Unit	
	Single port, all supported widths	0	1	450	380	330	MHz	
MLAB	Simple dual-port, all supported widths	0	1	450	380	330	MHz	
IVILAD	Simple dual-port with read and write at the same address	0	1	350	300	250	MHz	
	ROM, all supported width	0	1	450	380	330	MHz	
	Single-port, all supported widths	0	1	315	275	240	MHz	
	Simple dual-port, all supported widths	0	1	315	275	240	MHz	
M10K	Simple dual-port with the read-during-write option set to Old Data, all supported widths	0	1	275	240	180	MHz	
Block True du widths	True dual port, all supported widths	0	1	315	275	240	MHz	
	ROM, all supported widths	0	1	315	275	240	MHz	
	Min Pulse Width (clock high time)	_	—	1,450	1,550	1,650	ps	
	Min Pulse Width (clock low time)	_	_	1,000	1,200	1,350	ps	

Notes to Table 2-25:

(1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50**% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

(2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in  $f_{MAX}$ .

## **Periphery Performance**

This section describes periphery performance and the high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the LVDS high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-V LVTTL/LVCMOS are capable of a typical 167 MHz and 1.2 LVCMOS at 100 MHz interfacing frequency with 10 pF load.

Actual achievable frequency depends on design- and system-specific factors. You must perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## High-Speed I/O Specification

Table 2–26 lists high-speed I/O timing for Cyclone V devices.

Symbol	Conditions	C6 Speed Grade			C7, I7 Speed Grade			SI	Unit		
-			Тур	Max	Min	Тур	Max	Min	Тур	Max	
f <sub>HSCLK_in</sub> (input clock frequency) True Differential I/O Standards	Clock boost factor W = 1 to 40 $^{(4)}$	5		437.5	5		420	5		320	MHz
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(4)}$	5		TBD (1)	5		TBD (1)	5		TBD <sup>(1)</sup>	MHz
f <sub>HSCLK_OUT</sub> (output clock frequency)	_	5	_	420	5	_	370	5	_	320	MHz
Transmitter											
True Differential I/O	SERDES factor J = 4 to 10	(5)	_	840	(5)	_	740	(5)	_	640	Mbps
Standards - f <sub>HSDR</sub> (data rate)	SERDES factor J = 1 to 2, Uses DDR Registers	(5)		(7)	(5)	_	(7)	(5)	_	(7)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) <sup>(6)</sup>	SERDES factor J = 4 to 10	(5)		TBD (1)	(5)		TBD (1)	(5)		TBD (1)	Mbps
t <sub>x Jitter</sub> - True Differential I/O	Total Jitter for Data Rate, 600 Mbps - 840 Mbps	_	_	160	_	_	160	_	_	160	ps
Standards	Total Jitter for Data Rate, < 600 Mbps	_	_	0.1	_	_	0.1	_	_	0.1	UI
t <sub>x Jitter</sub> - Emulated Differential I/O Standards with	Total Jitter for Data Rate, 600 Mbps to maximum data rate supported	_	_	TBD (1)	_	_	TBD (1)	_	_	TBD <sup>(1)</sup>	ps
Three External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	_		TBD (1)	_		TBD (1)	_	_	TBD (1)	UI
t <sub>DUTY</sub>	TX output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
	True Differential I/O Standards	_	_	200	_	_	200	_	_	200	ps
t <sub>rise &amp;</sub> t <sub>fall</sub>	Emulated Differential I/O Standards with Three External Output Resistor Networks	_	_	250		_	250	_	_	300	ps

Symbol	Conditions	C6 Conditions Speed Grade		C7, I7 Speed Grade			Sp	Unit			
-		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
TCCS	True Differential I/O Standards		—	200	—	—	250		—	250	ps
1005	Emulated Differential I/O Standards	_	_	300	_	_	300		_	300	ps
Receiver											
	SERDES factor J = 4 to 10	(5)	—	875 <i>(6)</i>	(5)	—	840 <i>(6)</i>	(5)	—	640 <i>(6)</i>	Mbps
f <sub>HSDR</sub> (data rate)	SERDES factor J = 1 to 2, Uses DDR Registers	(5)	_	(7)	(5)	_	(7)	(5)	_	(7)	Mbps
Sampling Window	—			350			350			350	ps

#### Table 2–26. High-Speed I/O Specifications for Cyclone V Devices—Preliminary <sup>(2), (3)</sup> (Part 2 of 2)

#### Notes to Table 2-26:

(1) Pending silicon characterization.

(2) When J = 1 or 2, bypass the serializer/deserializer (SERDES) block.

(3) This is achieved by using the LVDS clock network.

(4) Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.

(5) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

- (6) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.
- (7) The maximum ideal frequency is the SERDES factor (J) x PLL max output frequency (fout), provided you can close the design timing and the signal integrity simulation is clean. You can estimate the achievable maximum data rate by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

## **DQS Logic Block and Memory Output Clock Jitter Specifications**

Table 2–27 lists the DQS phase shift error for Cyclone V devices.

# Table 2–27. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{DQS_PSERR}$ ) for Cyclone V Devices—Preliminary <sup>(1), (2)</sup>

Number of DQS Delay	C6	C7, I7	C8	Unit
Buffers	Speed Grade	Speed Grade	Speed Grade	
2	69	70	80	ps

Notes to Table 2-27:

- (1) The numbers are preliminary pending silicon characterization.
- (2) This error specification is the absolute maximum and minimum error. For example, skew on two DQS delay buffers in a –7 speed grade is 70 ps or ±35 ps.
- (3) Delay chain engineering option setting: rb\_co[1:0]="11".

Table 2–28 lists the memory output clock jitter specifications for Cyclone V devices.

Parameter	Clock	Symbol		6 Grade		, 17 Grade	-	8 Grade	Unit
	Network		Min	Max	Min	Max	Min	Max	]
Clock period jitter	Regional	$t_{JIT(per)}$	TBD	TBD	TBD	TBD	TBD	TBD	ps
Cycle-to-cycle period jitter	Regional	t <sub>JIT(cc)</sub>	TBD	TBD	TBD	TBD	TBD	TBD	ps
Duty cycle jitter	Regional	t <sub>JIT(duty)</sub>	TBD	TBD	TBD	TBD	TBD	TBD	ps
Clock period jitter	Global	$t_{\text{JIT}(\text{per})}$	TBD	TBD	TBD	TBD	TBD	TBD	ps
Cycle-to-cycle period jitter	Global	t <sub>JIT(cc)</sub>	TBD	TBD	TBD	TBD	TBD	TBD	ps
Duty cycle jitter	Global	t <sub>JIT(duty)</sub>	TBD	TBD	TBD	TBD	TBD	TBD	ps

Table 2–28. Memory Output Clock Jitter Specificat	ion for Cyclone V Devices—Preliminary <sup>(1), (2), (3)</sup>
---	--

Notes to Table 2-28:

(1) Pending silicon characterization.

(2) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.

(3) The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.

## **OCT Calibration Block Specifications**

Table 2–29 lists the OCT calibration block specifications for Cyclone V devices.

Table 2–29	. OCT Calibration Block Specifications for Cyclone V Devices—Preliminary	
------------	--	--

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks		—	20	MHz
T <sub>OCTCAL</sub>	Number of OCTUSRCLK clock cycles required for $R_{\rm S}$ OCT / $R_{\rm T}$ OCT calibration	_	1000	_	Cycles
T <sub>OCTSHIFT</sub>	Number of OCTUSRCLK clock cycles required for OCT code to shift out		32	_	Cycles
T <sub>rs_rt</sub>	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between $R_S$ OCT and $R_T$ OCT	_	2.5	_	ns

## **Duty Cycle Distortion (DCD) Specifications**

Table 2–30 lists the worst-case DCD for Cyclone V devices.

Table 2–30. Worst-Case DCD on I/O Pins for Cyclone V Devices—Preliminary

Symbol		C6 1 Grade		7, 17 1 Grade		C8 1 Grade	Unit
	Min	Max	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	45	55	%

# **Configuration Specification**

This section provides configuration specifications and timing for Cyclone V devices.

These characteristics can be designated as preliminary or final.

- Preliminary characteristics are obtained using simulation results, process data, and other known parameters. The title of these tables show the designation as "Preliminary."
- Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

## **POR Specifications**

Table 2–31 lists the specifications for fast and standard POR delay for Cyclone V devices.

Table 2–31. Fast and Standard POR Delay Specification for Cyclone V Devices
---

POR Delay	PORSEL Pin Setting	Minimum (ms)	Maximum (ms)
Fast <sup>(1)</sup>	High	4	12
Standard	GND	100	300

#### Note to Table 2-31:

(1) The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

## **JTAG Configuration Timing**

Table 2–32 lists the JTAG timing parameters and values for Cyclone V devices.

Table 2–32. JTAG Timing Parameters and Values for Cyclone V Devices—Preliminary

Symbol	Description	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	30	—	ns
t <sub>JCH</sub>	TCK clock high time	14	—	ns
t <sub>JCL</sub>	TCK clock low time	14	—	ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	1	—	ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3	—	ns
t <sub>JPH</sub>	JTAG port hold time	5	—	ns
t <sub>JPCO</sub>	JTAG port clock to output	—	11 (1)	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output	—	14 <sup>(1)</sup>	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	—	14 <i>(1)</i>	ns

#### Note to Table 2-32:

(1) A 1 ns adder is required for each V<sub>CCI0</sub> voltage step down from 3.0 V. For example,  $t_{JPC0} = 12$  ns if V<sub>CCI0</sub> of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

## **FPP Configuration Timing**

This section describes the fast passive parallel (FPP) configuration timing parameters for Cyclone V devices.

## DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Table 2–33 lists the DCLK-to-DATA[] ratio for each combination.

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] ratio (r)
	Off	Off	1
FPP (8-bit wide)	On	Off	1
	Off	On	2
	On	On	2
	Off	Off	1
FPP (16-bit wide)	On	Off	2
	Off	On	4
	On	On	4

Table 2–33. DCLK-to-DATA[] Ratio for Cyclone V Devices—Preliminary <sup>(1)</sup>

#### Note to Table 2-33:


(1) Depending on the DCLK-to-DATA [] ratio, the host must send a DCLK frequency that is r times the DATA [] rate in byte per second (Bps) or word per second (Wps). For example, in FPP x16 where the r is 2, the DCLK frequency must be 2 times the DATA [] rate in Wps.

## FPP Configuration Timing when DCLK to DATA[] = 1

Figure 2–1 shows the timing waveform for an FPP configuration when using a MAX<sup>®</sup> II device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.

When you enable decompression or the design security feature, the DCLK-to-DATA [] ratio varies for FPP x8 and FPP x16. For the respective DCLK-to-DATA [] ratio, refer to Table 2–33 on page 2–25.





#### Notes to Figure 2–1:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Cyclone V device holds  ${\tt nSTATUS}$  low for the time of the POR delay.
- (3) After power up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) For FPP x16, use DATA [15..0]. For FPP x8, use DATA [7..0]. DATA [15..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (6) To ensure a successful configuration, send the entire configuration data to the Cyclone V device. CONF\_DONE is released high when the Cyclone V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, INIT DONE goes low.

Table 2–34 lists the timing parameters for Cyclone V devices for an FPP configuration when the DCLK-to-DATA[] ratio is 1.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—	600	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	_	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	—	μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1506 <sup>(2)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	-	1506 <i>(3)</i>	μs
t <sub>CF2CK</sub>	nCONFIG high to first rising edge on DCLK	1506	—	μs
t <sub>ST2CK</sub>	$\operatorname{nSTATUS}$ high to first rising edge of $\operatorname{DCLK}$	2	—	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	—	ns
t <sub>CH</sub>	DCLK high time	0.45 x 1/f <sub>MAX</sub>	—	ns
t <sub>CL</sub>	DCLK low time	0.45 x 1/f <sub>MAX</sub>	—	ns
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	—	ns
f <sub>MAX</sub>	DCLK frequency (FPP x8 and x16)	-	125	MHz
t <sub>R</sub>	Input rise time	_	40	ns
t <sub>F</sub>	Input fall time	-	40	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(4)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	-
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (T <sub>init</sub> x CLKUSR period)	_	_
T <sub>init</sub>	Number of clock cycles required for device initialization	17,408		Cycles

Table 2–34. DCLK-to-DATA[] FPP Timing Parameters for Cyclone V Devices When the Ratio is 1—Preliminary (1)

#### Notes to Table 2-34:

(1) Use these timing parameters when the DCLK-to-DATA [] ratio is 1. To find the DCLK-to-DATA [] ratio for your system, refer to Table 2–33 on page 2–25.

(2) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.


(3) You can obtain this value if you do not delay configuration by externally holding nSTATUS low.

(4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

## FPP Configuration Timing when DCLK to DATA[] > 1

Figure 2–2 shows the timing waveform for an FPP configuration when using a MAX II device or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Figure 2–2. FPP Configuration Timing Waveform for Cyclone V Devices When the DCLK-to-DATA[] Ratio is > 1 <sup>(1), (2)</sup>



#### Notes to Figure 2–2:

- (1) To find the DCLK-to-DATA [] ratio for your system, refer to Table 2–33 on page 2–25.
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and  $CONF_DONE$  are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power up, the Cyclone V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 2–33 on page 2–25.
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [15..0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Cyclone V device. CONF\_DONE is released high after the Cyclone V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT\_DONE pin is configured into the device, INIT\_DONE goes low.

Table 2–35 lists the timing parameters for Cyclone V devices when the DCLK-to-DATA [] ratio is more than 1.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—	600	ns
t <sub>CF2ST0</sub>	nconfig low to nstatus low	_	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	—	μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1506 <sup>(2)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	-	1506 <i>(3)</i>	μs
t <sub>CF2CK</sub>	nCONFIG high to first rising edge on DCLK	1506	—	μs
t <sub>ST2CK</sub>	nSTATUS high to first rising edge of DCLK	2	—	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	3 x 1/f <sub>DCLK</sub>	—	ns
t <sub>CH</sub>	DCLK high time	0.45 x 1/f <sub>MAX</sub>	—	ns
t <sub>CL</sub>	DCLK low time	0.45 x 1/f <sub>MAX</sub>	—	ns
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	—	ns
f <sub>MAX</sub>	DCLK frequency (FPP x8 and x16)	-	125	MHz
t <sub>R</sub>	Input rise time	—	40	ns
t <sub>F</sub>	Input fall time	_	40	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(4)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	—
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (T <sub>init</sub> x CLKUSR period)	_	_
T <sub>init</sub>	Number of clock cycles required for device initialization	17,408	_	Cycles

Notes to Table 2–35:

(1) Use these timing parameters when you use decompression and the design security features.

(2) This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(3) This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

(4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

## **AS Configuration Timing**

Figure 2–3 shows the timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.




Figure 2–3. AS Configuration Timing for Cyclone V Devices

#### Notes to Figure 2-3:

- (1) The AS scheme supports standard and fast POR delay (t<sub>POR</sub>). For t<sub>POR</sub> delay information, refer to "POR Delay Specification" in the *Configuration, Design Security, and remote System Upgrades in Cyclone V Devices* chapter.
- (2) If you are using AS x4 mode, this signal represents the AS\_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (3) The initialization clock can be from the internal oscillator or the CLKUSR pin.
- (4) After the option bit to enable the INIT\_DONE pin is configured into the device, INIT\_DONE goes low.

Table 2–36 lists the timing parameters for AS x1 and AS x4 configurations in Cyclone V devices.

Table 2–36. AS Timing Parameters for AS x1 and x4 Configurations in Cyclone V Devices—Preliminary (1), (2)

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>co</sub>	DCLK falling edge to the AS_DATA0/ASDO output	_	4	μs
t <sub>SU</sub>	Data setup time before the rising edge on DCLK	1.5	—	ns
t <sub>H</sub>	Data hold time after the rising edge on DCLK	0	—	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 x maximum DCLK period	—	—
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (T <sub>init</sub> x CLKUSR period)	_	_
T <sub>init</sub>	Number of clock cycles required for device initialization	17,408	—	Cycles

#### Notes to Table 2-36:

(1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

(2) The t<sub>CF2CD</sub>, t<sub>CF2ST0</sub>, t<sub>CF6</sub>, t<sub>STATUS</sub>, and t<sub>CF2ST1</sub> timing parameters are identical to the timing parameters for passive serial (PS) mode listed in Table 2–38 on page 2–32.

Table 2–37 lists the internal clock frequency specification for the AS configuration scheme.

Table 2–37. DCLK Frequency Specification in the AS Configuration Scheme for Cyclone V Devices—Preliminary  $^{(1),\ (2)}$ 

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz
10.6	15.7	25.0	MHz
21.3	31.4	50.0	MHz
42.6	62.9	100.0	MHz

Notes to Table 2-37:


(1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

(2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

## **PS Configuration Timing**

Figure 2–4 shows the timing waveform for a PS configuration when using a MAX II device or microprocessor as an external host.

#### Figure 2–4. PS Configuration Timing Waveform for Cyclone V Devices (1)



#### Notes to Figure 2-4:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Cyclone V device holds nSTATUS low for the time of the POR delay.
- (3) After power up, before and during configuration, CONF\_DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the **Device and Pins Option**.
- (6) To ensure a successful configuration, send the entire configuration data to the Cyclone V device. CONF\_DONE is released high after the Cyclone V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, INIT DONE goes low.

Table 2–38. PS Timing Parameters for Cyclone V Devices—Preliminary

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—	600	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	_	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	—	μs
t <sub>status</sub>	nSTATUS low pulse width	268	1506 <i>(1)</i>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	_	1506 <sup>(2)</sup>	μs
t <sub>CF2CK</sub>	nCONFIG high to first rising edge on DCLK	1506	—	μs
t <sub>ST2CK</sub>	nSTATUS high to first rising edge of DCLK	2	—	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	—	ns
t <sub>CH</sub>	DCLK high time	0.45 x 1/f <sub>MAX</sub>	_	ns
t <sub>CL</sub>	DCLK low time	0.45 x 1/f <sub>MAX</sub>	—	ns
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	—	ns
f <sub>MAX</sub>	DCLK frequency	_	125	MHz
t <sub>R</sub>	Input rise time	—	40	ns
t <sub>F</sub>	Input fall time	_	40	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(3)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled     4 x maximum DCLK period		_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU}$ + ( $T_{init}$ x CLKUSR period)	_	—
T <sub>init</sub>	Number of clock cycles required for device initialization	17,408	_	Cycles

Notes to Table 2-38:

(1) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) You can obtain this value if you do not delay configuration by externally holding nSTATUS low.

(3) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

## **Remote System Upgrades Circuitry Timing Specification**

Table 2–39 lists the timing parameter specifications for the remote system upgrade circuitry.

# Table 2-39. Remote System Upgrade Circuitry Timing Specification for Cyclone V Devices— Preliminary

Parameter	Minimum	Maximum	Unit
t <sub>MAX_RU_CLK</sub> (1)	—	40	MHz
t <sub>RU_nCONFIG</sub> (2)	250	_	ns
t <sub>RU_nRSTIMER</sub> <sup>(3)</sup>	250		ns

Notes to Table 2-39:

- (1) This clock is user-supplied to the remote system upgrade circuitry. If you are using the ALTREMOTE\_UPDATE megafunction, the clock user-supplied to the ALTREMOTE\_UPDATE megafunction must meet this specification.
- (2) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to "Remote System Upgrade State Machine" in the *Device Interfaces and Integration Basics for Cyclone V Devices* chapter.
- (3) This is equivalent to strobing the reset timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to "User Watchdog Timer" in the *Device Interfaces and Integration Basics for Cyclone V Devices* chapter.

## **User Watchdog Internal Oscillator Frequency Specification**

Table 2–40 lists the frequency specifications for the user watchdog internal oscillator.


# Table 2–40. User Watchdog Internal Oscillator Frequency Specifications for Cyclone V Devices—Preliminary Preliminary

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz

# I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.



## **Programmable IOE Delay**

Table 2-41 lists the Cyclone V IOE programmable delay settings.

Table 2–41. IOE Programmable Delay for Cyclone V Devices (1)

	Availabla	Minimum	Fast	Model		Slow Model		
Parameter	Available Settings	Offset	Industrial	Commercial	C6 Speed Grade	C7, I7 Speed Grade	C8 Speed Grade	Unit
TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ns
TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ns
TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ns
TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ns
TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ns

#### Note to Table 2-41:

(1) Pending data extraction from the Quartus II software.

## **Programmable Output Buffer Delay**

Table 2–42 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

Symbol	Parameter	Typical	Unit
		0 (default)	ps
D	Rising and/or falling edge delay	50	ps
D <sub>OUTBUF</sub>		100	ps
		150	ps

Table 2–42. Programmable Output Buffer Delay for Cyclone V Devices—Preliminary (1), (2)

Notes to Table 2-42:

- (1) Pending data extraction from the Quartus II software.
- (2) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

# Glossary

Table 2–43 lists the glossary for this chapter.

Table 2–43. Glossary Table (Part 1 of 4)	Table 2–43.	Glossary	Table	(Part 1	of 4)
--	-------------	----------	-------	---------	-------

Letter	Subject	Definitions
A B C	_	_
		Receiver Input Waveforms         Single-Ended Waveform       Positive Channel (p) = $V_{IH}$ VID       Negative Channel (n) = $V_{IL}$ Ground       Ground
D	Differential I/O Standards	Differential Waveform $V_{ID}$ $v_{ID}$ $v_{ID}$ p - n = 0 V Transmitter Output Waveforms Single-Ended Waveform $V_{OD}$ $v_{OD}$ Positive Channel (p) = V <sub>OH</sub> Negative Channel (n) = V <sub>OL</sub> Ground
		Differential Waveform $V_{OD}$ $v_{OD}$ $v_{OD}$ $v_{OD}$
E		
	f <sub>HSCLK</sub>	Left/right PLL input clock frequency.
F	f <sub>HSDR</sub>	High-speed I/O block—Maximum/minimum LVDS data transfer rate (f <sub>HSDR</sub> = 1/TUI), non-DPA. High-speed I/O block—Maximum/minimum LVDS data transfer rate
	f <sub>HSDRDPA</sub>	$(f_{\text{HSDRDPA}} = 1/\text{TUI})$ , DPA.
G H I	_	_

Letter	Subject	Definitions
	J	High-speed I/O block—Deserialization factor (width of parallel data bus).
J	JTAG Timing Specifications	JTAG Timing Specifications: TMS $\$ $\$ $\$ $\$ $\$ $\$ $\$ $\$ $\$ $\$
K L M	_	
N		
0		Diagram of PLL Specifications <sup>(1)</sup>
Р	PLL Specifications	Image: Construction of the second process of the second proces of the second process of the second proces of the second pro
Q		_
R	R <sub>L</sub>	Receiver differential input discrete resistor (external to the Cyclone V device).

 Table 2–43. Glossary Table (Part 2 of 4)

Letter	Subject	Definitions			
	Sampling window (SW)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:         Bit Time         0.5 x TCCS       RSKM         Sampling Window       RSKM         0.5 x TCCS       RSKM			
S	Single-ended voltage referenced I/O standard	The JEDEC standard for the SSTI and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.         The new logic state is then maintained as long as the input stays beyond the AC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing, as shown:         Single-Ended Voltage Referenced I/O Standard			
	t <sub>C</sub>	High-speed receiver/transmitter input and output clock period.			
	TCCS (channel- to-channel-skew)	The timing difference between the fastest and slowest output edges, including the $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).			
		High-speed I/O block—Duty cycle on high-speed transmitter output clock.			
	t <sub>DUTY</sub>	Timing Unit Interval (TUI)			
т		The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w)$			
	t <sub>FALL</sub>	Signal high-to-low transition time (80-20%)			
	t <sub>INCCJ</sub>	Cycle-to-cycle jitter tolerance on the PLL clock input			
	t <sub>outpj_io</sub>	Period jitter on the general purpose I/O driven by a PLL			
	t <sub>outpj_dc</sub>	Period jitter on the dedicated clock output driven by a PLL			
	t <sub>RISE</sub>	Signal low-to-high transition time (20–80%)			
U		—			

Letter	Subject	Definitions
	V <sub>CM(DC)</sub>	DC common mode input voltage.
	V <sub>ICM</sub>	Input common mode voltage—The common mode of the differential signal at the receiver.
	V <sub>ID</sub>	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V <sub>DIF(AC)</sub>	AC differential input voltage—Minimum AC input differential voltage required for switching.
	V <sub>DIF(DC)</sub>	DC differential input voltage— Minimum DC input differential voltage required for switching.
	V <sub>IH</sub>	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	V <sub>IH(AC)</sub>	High-level AC input voltage
	V <sub>IH(DC)</sub>	High-level DC input voltage
V	V <sub>IL</sub>	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	V <sub>IL(AC)</sub>	Low-level AC input voltage
	V <sub>IL(DC)</sub>	Low-level DC input voltage
	V <sub>OCM</sub>	Output common mode voltage—The common mode of the differential signal at the transmitter.
	V <sub>OD</sub>	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
	V <sub>SWING</sub>	Differential input voltage
	V <sub>X</sub>	Input differential cross point voltage
	V <sub>0X</sub>	Output differential cross point voltage
W	W	High-speed I/O block—Clock Boost Factor
Х		
Y	_	—
Z		

Table 2-43. Glossary Table (Part 4 of 4)

# **Document Revision History**

Table 2–44 lists the revision history for this chapter.

 Table 2–44.
 Document Revision History

Date	Version	Changes
November 2011	1.1	Added Table 2–5.
		■ Updated Table 2–3, Table 2–4, Table 2–11, Table 2–13, Table 2–20, and Table 2–21.
October 2011	1.0	Initial release.



This chapter provides additional information about the document and Altera.

# **How to Contact Altera**

To locate the most up-to-date information about Altera products, refer to the following table.

Contact <sup>(1)</sup>	<b>Contact Method</b>	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Nontechnical support (general)	Email	nacomp@altera.com
(software licensing)	Email	authorization@altera.com

Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

## **Typographic Conventions**

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, <b>Save As</b> dialog box. For GUI elements, capitalization matches the GUI.
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, <b>\qdesigns</b> directory, <b>D:</b> drive, and <b>chiptrip.gdf</b> file.
Italic Type with Initial Capital Letters	Indicate document titles. For example, Stratix IV Design Guidelines.
italic type	Indicates variables. For example, $n + 1$ .
	Variable names are enclosed in angle brackets (< >). For example, <i><file name=""></file></i> and <i><project name="">.pof</project></i> file.
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.
"Subheading Title"	Quotation marks indicate references to sections in a document and titles of Quartus II Help topics. For example, "Typographic Conventions."

Visual Cue	Meaning
	Indicates signal, port, register, bit, block, and primitive names. For example, data1, tdi, and input. The suffix n denotes an active-low signal. For example, resetn.
Courier type	Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.
	Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).
4	An angled arrow instructs you to press the Enter key.
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.
	Bullets indicate a list of items when the sequence of the items is not important.
1. B	The hand points to information that requires special attention.
?	The question mark directs you to a software help system with related information.
	The feet direct you to another document or website with related information.
<b>I</b> , <b>™</b> I	The multimedia icon directs you to a related multimedia presentation.
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.
WARNING	A warning calls attention to a condition or possible situation that can cause you injury.
2	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.